

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	64
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p40l3ceaay

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Contents

1	Intro	duction	
	1.1	Docume	ent overview
	1.2	Descrip	tion
	1.3	Device	comparison
	1.4	Block di	iagram
	1.5	Feature	details
		1.5.1	High performance e200z0 core processor
		1.5.2	Crossbar switch (XBAR)
		1.5.3	Enhanced direct memory access (eDMA)14
		1.5.4	Flash memory
		1.5.5	Static random access memory (SRAM)15
		1.5.6	Interrupt controller (INTC)16
		1.5.7	System status and configuration module (SSCM)
		1.5.8	System clocks and clock generation
		1.5.9	Frequency-modulated phase-locked loop (FMPLL)
		1.5.10	Main oscillator
		1.5.11	Internal RC oscillator
		1.5.12	Periodic interrupt timer (PIT)18
		1.5.13	System timer module (STM)
		1.5.14	Software watchdog timer (SWT)18
		1.5.15	Fault collection unit (FCU)18
		1.5.16	System integration unit – Lite (SIUL)
		1.5.17	Boot and censorship
		1.5.18	Error correction status module (ECSM) 19
		1.5.19	Peripheral bridge (PBRIDGE)
		1.5.20	Controller area network (FlexCAN)
		1.5.21	Safety port (FlexCAN)
		1.5.22	Serial communication interface module (LINFlex)
		1.5.23	Deserial serial peripheral interface (DSPI)23
		1.5.24	Pulse width modulator (FlexPWM)23
		1.5.25	eTimer
		1.5.26	Analog-to-digital converter (ADC) module
		1.5.27	Cross triggering unit (CTU)26
		1.5.28	Nexus Development Interface (NDI)



		3.14.1	Input impedance and ADC accuracy69
		3.14.2	ADC conversion characteristics
	3.15	Flash r	nemory electrical characteristics
		3.15.1	Program/Erase characteristics74
		3.15.2	Flash memory power supply DC characteristics
		3.15.3	Start-up/Switch-off timings76
	3.16	AC spe	cifications
		3.16.1	Pad AC specifications
	3.17	AC tim	ing characteristics
		3.17.1	RESET pin characteristics
		3.17.2	IEEE 1149.1 interface timing80
		3.17.3	Nexus timing
		3.17.4	External interrupt timing (IRQ pin)84
		3.17.5	DSPI timing
4	Pack	age cha	aracteristics
	4.1	ECOP/	ACK®
	4.2	Packag	ge mechanical data
		4.2.1	LQFP100 mechanical outline drawing
		4.2.2	LQFP64 mechanical outline drawing94
5	Orde	ering inf	ormation
Appen	dix A 🛛 A	bbrevia	ations
Revisio	on histo	ry	



## 1.5.8 System clocks and clock generation

The following list summarizes the system clock and clock generation on the SPC560P34/SPC560P40:

- Lock detect circuitry continuously monitors lock status
- Loss of clock (LOC) detection for PLL outputs
- Programmable output clock divider (÷1, ÷2, ÷4, ÷8)
- FlexPWM module and eTimer module running at the same frequency as the e200z0h core
- Internal 16 MHz RC oscillator for rapid start-up and safe mode: supports frequency trimming by user application

## 1.5.9 Frequency-modulated phase-locked loop (FMPLL)

The FMPLL allows the user to generate high speed system clocks from a 4–40 MHz input clock. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all software configurable.

The FMPLL has the following major features:

- Input clock frequency: 4–40 MHz
- Maximum output frequency: 64 MHz
- Voltage controlled oscillator (VCO)—frequency 256–512 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the FMPLL to relock
- Frequency-modulated PLL
  - Modulation enabled/disabled through software
  - Triangle wave modulation
- Programmable modulation depth (±0.25% to ±4% deviation from center frequency): programmable modulation frequency dependent on reference frequency
- Self-clocked mode (SCM) operation

## 1.5.10 Main oscillator

The main oscillator provides these features:

- Input frequency range: 4–40 MHz
- Crystal input mode or oscillator input mode
- PLL reference

## 1.5.11 Internal RC oscillator

This device has an RC ladder phase-shift oscillator. The architecture uses constant current charging of a capacitor. The voltage at the capacitor is compared by the stable bandgap reference voltage.



### Table 5.Supply pins (continued)

	Supply		
Symbol	Symbol Description		100-pin
V <sub>DD_LV_COR2</sub>	1.2 V supply pins for core logic and code Flash. Decoupling capacitor must be connected between these pins and the nearest $V_{\rm SS\_LV\_COR}$ pin.	58	92
V <sub>SS_LV_COR2</sub>	1.2 V supply pins for core logic and code Flash. Decoupling capacitor must be connected betwee.n these pins and the nearest $V_{\text{DD}\_\text{LV}\_\text{COR}}$ pin.	59	93

 Analog supply/ground and high/low reference lines are internally physically separate, but are shorted via a double-bonding connection on V<sub>DD\_HV\_ADCx</sub>/V<sub>SS\_HV\_ADCx</sub> pins.

## 2.2.2 System pins

*Table 6* and *Table 7* contain information on pin functions for the SPC560P34/SPC560P40 devices. The pins listed in *Table 6* are single-function pins. The pins shown in *Table 7* are multi-function pins, programmable via their respective pad configuration register (PCR) values.

Symbol	Description	Direction	Pad s	beed <sup>(1)</sup>	Pin	
Symbol	Description	Direction		SRC = 1	64-pin	100-pin
NMI	Non-maskable Interrupt	Input only	Slow	—	1	1
XTAL	Analog output of the oscillator amplifier circuit—needs to be grounded if oscillator is used in bypass mode	_	_	_	11	18
EXTAL	Analog input of the oscillator amplifier circuit, when the oscillator is not in bypass mode Analog input for the clock generator when the oscillator is in bypass mode	_	_	_	12	19
TDI	JTAG test data input	Input only	Slow	—	35	58
TMS	JTAG state machine control	Input only	Slow	—	36	59
ТСК	JTAG clock	Input only	Slow	—	37	60
TDO	JTAG test data output	Output only	Slow	Fast	38	61
	Reset pir	1				
RESET	Bidirectional reset with Schmitt trigger characteristics and noise filter	Bidirectional	Medium	_	13	20
	Test pin					
VPP_TEST	Pin for testing purpose only. To be tied to ground in normal operating mode.	_	_	_	47	74

## Table 6. System pins

1. SRC values refer to the value assigned to the Slew Rate Control bits of the pad configuration register.



Port	PCR	Alternate	Frankland	Danimikana (3)	I/O	Pad s	beed <sup>(5)</sup>	F	Pin														
pin	register	function <sup>(1),(2)</sup>	Functions	Peripheral	tion <sup>(4)</sup>	SRC = 0	SRC = 1	64-pin	100-pin														
		ALT0	GPIO[49]	SIUL	I/O																		
D[1]	PCR[49]	ALT1	—	_	—	Slow	Medium		3														
	1 01(10)	ALT2	—	—	—	CIOW	Wealdin		Ŭ														
		ALT3	EXT_TRG	CTU_0	0																		
		ALT0	GPIO[50]	SIUL	I/O																		
D[2]	PCR[50]	ALT1	—	—	—	Slow	Medium		97														
-1-1	[]	ALT2	_	—	_	0.011			01														
		ALT3	X[3]	FlexPWM_0	0																		
		ALT0	GPIO[51]	SIUL	I/O																		
D[3]	PCR[51]	ALT1	—	—	—	Slow	Medium		89														
		ALI2			_																		
		ALI3	A[3]	FIEXPWIM_0	0																		
		ALT0	GPIO[52]	SIUL	I/O																		
D[4]	PCR[52]	ALT1	—	—	—	Slow	Slow	Medium		90													
		ALI2	— D(0)		_																		
		ALI3	В[3]	FIEXPVVIVI_0	0																		
		ALT0	GPIO[53]	SIUL	I/O																		
D[5] PCR[53	PCR[53]	ALT1	CS3	DSPI_0	0	Slow	Medium		22														
		ALT2	F[0]	FCU_0	0																		
		ALI3	—	_																			
		ALT0	GPIO[54]	SIUL	I/O																		
	PCR[54]	ALT1	CS2	DSPI_0	0																		
D[6]		PCR[54]	PCR[54]	PCR[54]	PCR[54]	PCR[54]	PCR[54]	PCR[54]	PCR[54]	PCR[54]	PCR[54]	PCR[54]	PCR[54]	PCR[54]	PCR[54]	ALT2	—	—	—	Slow M	Medium		23
					ALT3	—	—																
		—	FAULI[1]	FlexPWM_0																			
		ALT0	GPIO[55]	SIUL	I/O																		
D[7]	PCR[55]	ALT1	CS3	DSPI_1	0	Slow	Medium	17	26														
		ALT2	F[1]	FCU_0	0																		
		ALI3	CS4	DSPI_0	0																		
		ALT0	GPIO[56]	SIUL	I/O																		
D[8]	PCR[56]	ALT1	CS2	DSPI_1	O Slow Medium	14	21																
r - 1	- []	ALT2	_	_	_																		
		ALI3	CS5	DSPI_0	0																		
		ALT0	GPIO[57]	SIUL	I/O																		
D[9]	PCR[57]	ALT1	X[0]	FlexPWM_0	0	Slow	Medium	8	15														
-[0]	[]	ALT2	TXD	LIN_1	0	0.011		Ū															
		ALT3	—	—	—																		
		ALT0	GPIO[58]	SIUL	I/O																		
D[10]	PCR[58]	ALT1	A[0]	FlexPWM_0	0	Slow	Medium		53														
		ALT2	—	—	—	0.000	moaiaiii																
		ALT3	—	—	—																		

## Table 7. Pin muxing (continued)



Cumhal		Denemeter	Conditions	Val	ue	l lmit	
Symbol		Parameter	Conditions	Min	Max <sup>(1)</sup>	Unit	
			—	4.5	5.5		
V <sub>DD_HV_ADC0</sub>	SR	high reference voltage	Relative to V <sub>DD_HV_REG</sub>	$V_{DD_{HV_{REG}}} - 0.1$	_	V	
V <sub>SS_HV_ADC0</sub>	SR	ADC_0 ground and low reference voltage	_	0	0	V	
$V_{\text{DD}\_LV\_REGCOR}^{(3)}$	сс	Internal supply voltage	_	_	_	V	
V <sub>SS_LV_REGCOR</sub> <sup>(3)</sup>	SR	Internal reference voltage	_	0	0	V	
V <sub>DD_LV_CORx</sub> <sup>(3),(4)</sup>	СС	Internal supply voltage		_	—	V	
V <sub>SS_LV_CORx</sub> <sup>(3)</sup>	SR	Internal reference voltage	_	0	0	V	
T.	<b>S</b> P	Ambient temperature	f <sub>CPU</sub> = 60 MHz	-40	125	°C	
'A	5K	under bias	f <sub>CPU</sub> = 64 MHz	-40	105	°C	

Table 10. Recommended operating conditions (5.0 V) (continued)

1. Full functionality cannot be guaranteed when voltage drops below 4.5 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed.

2. The difference between each couple of voltage supplies must be less than 100 mV,  $|V_{DD_HV_IOy} - V_{DD_HV_IOx}| < 100$  mV.

 To be connected to emitter of external NPN. Low voltage supplies are not under user control—they are produced by an onchip voltage regulator—but for the device to function properly the low voltage grounds (V<sub>SS\_LV\_xxx</sub>) must be shorted to high voltage grounds (V<sub>SS\_HV\_xxx</sub>) and the low voltage supply pins (V<sub>DD\_LV\_xxx</sub>) must be connected to the external ballast emitter.

#### Table 11. Recommended operating conditions (3.3 V)

Symbol		Parameter	Conditions	Value			
		Faialleter	Conditions	Min Max <sup>(1)</sup>			
V <sub>SS</sub>	SR	Device ground	—	0	0	V	
V <sub>DD_HV_IOx</sub> <sup>(2)</sup>	SR	3.3 V input/output supply voltage	_	3.0	3.6	V	
V <sub>SS_HV_IOx</sub>	SR	Input/output ground voltage	_	0	0	V	
		3 3 V crystal oscillator	—	3.0	3.6		
V <sub>DD_HV_OSC</sub>	SR	amplifier supply voltage	Relative to V <sub>DD_HV_IOx</sub>	$V_{DD_HV_IOx} - 0.1$	$V_{DD_HV_IOx} + 0.1$	V	
V <sub>SS_HV_OSC</sub>	SR	3.3 V crystal oscillator amplifier reference voltage	_	0	0	V	



<sup>4.</sup> The low voltage supplies (V<sub>DD\_LV\_xxx</sub>) are not all independent. - V<sub>DD\_LV\_COR1</sub> and V<sub>DD\_LV\_COR2</sub> are shorted internally via double bonding connections with lines that provide the low voltage supply to the data flash memory module. Similarly, V<sub>SS\_LV\_COR1</sub> and V<sub>SS\_LV\_COR2</sub> are internally shorted. - V<sub>DD\_LV\_REGCOR</sub> and V<sub>DD\_LV\_RECORx</sub> are physically shorted internally, as are V<sub>SS\_LV\_REGCOR</sub> and V<sub>SS\_LV\_CORx</sub>.

#### Equation 2: $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using *Equation 3*:

#### Equation 3: $T_J = T_T + (\Psi_{JT} \times P_D)$

where:

 $T_T$  = thermocouple temperature on top of the package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

- Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134U.S.A. (408) 943-6900
- MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at (800) 854-7179 or (303) 397-7956.
- JEDEC specifications are available on the WEB at http://www.jedec.org.
- C.E. Triplett and B. Joiner, An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module, Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- G. Kromann, S. Shidore, and S. Addison, *Thermal Modeling of a PBGA for Air-Cooled Applications*, Electronic Packaging and Production, pp. 53–58, March 1998.
- B. Joiner and V. Adams, *Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling*, Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.



Part	Manufacturer	Approved derivatives <sup>(1)</sup>
BC817	Infineon	BC817-16; BC817-25; BC817SU
6017	NXP	BC817-16; BC817-25
	ST	BCP56-16
BCD56	Infineon	BCP56-10; BCP56-16
DCF 30	ON Semi	BCP56-10
	NXP	BCP56-10; BCP56-16

1. For automotive applications please check with the appropriate transistor vendor for automotive grade certification

Table 16.	Voltage regulator electrical characteristics
-----------	--

Symbol		0	Deremeter	Conditions	Value			Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DD_LV_REGCOR</sub>	C C	Ρ	Output voltage under maximum load run supply current configuration	Post-trimming	1.15	_	1.32	V
C <sub>DEC1</sub>	S _ External decoupling/stability ceramic capacitor BJT from <i>Table 15.</i> Three capacitors (i.e. X7R or X8R capacitors) with nominal value of 10 µF		19.5	30	_	μF		
				BJT BC817, one capacitance of 22 $\mu$ F	14.3	22	_	μF
R <sub>REG</sub>	S R	_	Resulting ESR of either one or all three $C_{DEC1}$	Absolute maximum value between 100 kHz and 10 MHz	_	_	45	mΩ
C <sub>DEC2</sub>	S R	_	External decoupling/stability ceramic capacitor	Four capacitances (i.e. X7R or X8R capacitors) with nominal value of 440 nF	120 0	176 0	_	nF
C <sub>DEC3</sub>	S R	_	External decoupling/stability ceramic capacitor on VDD_HV_REG	Three capacitors (i.e. X7R or X8R capacitors) with nominal value of 10 $\mu$ F; C <sub>DEC3</sub> has to be equal or greater than C <sub>DEC1</sub>	19.5	30	_	μF
L <sub>Reg</sub>	S R	_	Resulting ESL of $V_{DD_HV_REG}$ BCTRL and $V_{DD_LV_CORx}$ pins	_	_	_	5	nH





## 3.10.2 DC electrical characteristics (5 V)

Table 19 gives the DC electrical characteristics at 5 V (4.5 V <  $V_{DD_HV_IOx}$  < 5.5 V, NVUSRO[PAD3V5V] = 0).

Symbol	<u> </u>	Deremeter	Conditions	Va	l Imit		
Symbol	C	Parameter	Conditions	Min	Max	Jint	
V	D		—	-0.4 <sup>(1)</sup>	—	V	
۷IL	Р	Low level input voltage	_	_	0.35 V <sub>DD_HV_IOx</sub>	V	
	Ρ		_	0.65 V <sub>DD_HV_IOx</sub> —		V	
V <sub>IH</sub>	D	High level input voltage	_	_	$V_{DD_HV_{(1)}} + 0.4$	V	
V <sub>HYS</sub>	Т	Schmitt trigger hysteresis	—	0.1 V <sub>DD_HV_IOx</sub>	—	V	
V <sub>OL_S</sub>	Р	Slow, low level output voltage	I <sub>OL</sub> = 3 mA	_	0.1 V <sub>DD_HV_IOx</sub>	V	
V <sub>OH_S</sub>	Р	Slow, high level output voltage	I <sub>OH</sub> = -3 mA	0.8 V <sub>DD_HV_IOx</sub>	_	V	
V <sub>OL_M</sub>	Ρ	Medium, low level output voltage	I <sub>OL</sub> = 3 mA		0.1 V <sub>DD_HV_IOx</sub>	V	
V <sub>OH_M</sub>	Ρ	Medium, high level output voltage	I <sub>OH</sub> = -3 mA	0.8 V <sub>DD_HV_IOx</sub>	_	V	
V <sub>OL_F</sub>	Р	Fast, low level output voltage	I <sub>OL</sub> = 14 mA	_	0.1 V <sub>DD_HV_IOx</sub>	V	
V <sub>OH_F</sub>	Ρ	Fast, high level output voltage	I <sub>OH</sub> = -14 mA	0.8 V <sub>DD_HV_IOx</sub>	_	V	
	Ρ	Equivalent pull-up current	$V_{IN} = V_{IL}$	-130			
ΡŪ		Г			$V_{IN} = V_{IH}$	_	-10
	Ρ	Equivalent pull-down current	$V_{IN} = V_{IL}$	10 —		ıιΔ	
PD		Equivalent puil-down current	$V_{IN} = V_{IH}$	_	130	μΛ	
I <sub>IL</sub>	Ρ	Input leakage current (all bidirectional ports)	$T_{A} = -40$ to 125 °C	-1	1	μA	
IIL	Ρ	Input leakage current (all ADC input-only ports)	$T_{A} = -40 \text{ to } 125 \text{ °C}$ -0.5 0.5		0.5	μA	
C <sub>IN</sub>	D	Input capacitance		— 10		pF	

Table 19. DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)

1. "SR" parameter values must not exceed the absolute maximum ratings shown in Table 9.



## 3.10.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a  $V_{DD}/V_{SS}$  supply pair as described in *Table 23*.

Table 23.I/O supply segment

Packago	Supply segment									
rackaye	1	2	3	4	5					
LQFP100	pin15–pin26	pin27–pin46	pin51–pin61	pin64–pin86	pin89–pin10					
LQFP64	pin8–pin17	pin18–pin30	pin33–pin38	pin41–pin54	pin57–pin5					

Table 24.I/O consumption

Symbol		~	Parameter	Conditions <sup>(1)</sup>		Value		Unit										
		C	Parameter			Min	Тур	Max	Unit									
(2)	С	С	с	с	с	С	с		Dynamic I/O current	C = 25 pE	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	—	_	20	m۸			
'SWTSLW` ´	С		configuration	ο[ = 25 με	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	16										
. (2)	с	D	Dynamic I/O current	C - 25 pE	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	_	_	29										
ISWTMED <sup>(2)</sup>	С		D	D	configuration	ο <sub>L</sub> = 25 pr	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	17	mA							
I <sub>SWTFST</sub> <sup>(2)</sup>	с с	с	<b>_</b>	Dynamic I/O current		$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	_	_	110									
						D					configuration V <sub>DD</sub> = 3 PAD3V	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	50	mA		
	C C							C <sub>L</sub> = 25 pF, 2 MHz		—	_	2.3						
				C <sub>L</sub> = 25 pF, 4 MHz	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	_	_	3.2										
								Root medium square	C <sub>L</sub> = 100 pF, 2 MHz		_	_	6.6	m۸				
'RMSSLW			configuration	C <sub>L</sub> = 25 pF, 2 MHz				1.6	mA									
						C <sub>L</sub> = 25 pF, 4 MHz V <sub>DD</sub> = 3.3 V ± 10% PAD3V5V = 1	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	—	_	2.3								
				C <sub>L</sub> = 100 pF, 2 MHz		—	—	4.7										
I <sub>RMSMED</sub>	c c			C <sub>L</sub> = 25 pF, 13 MHz		—	—	6.6										
				Doot modium oquoro	C <sub>L</sub> = 25 pF, 40 MHz	$V_{DD} = 5.0 V \pm 10\%$ , PAD3V5V = 0	—	_	13.4									
			I/O current for	C <sub>L</sub> = 100 pF, 13 MHz		_	—	18.3	~^ ^									
			MEDIUM	C <sub>L</sub> = 25 pF, 13 MHz				5	III/A									
			comguration	C <sub>L</sub> = 25 pF, 40 MHz	$V_{DD} = 3.3 V \pm 10\%$ , PAD3V5V = 1	—		8.5										
														C <sub>L</sub> = 100 pF, 13 MHz		—		11



0h.al	•	Parameter		<b>O</b> and <b>H</b> (1)	Value			
Symbol	C			Conditions	Min	Max	Unit	
f <sub>FREE</sub>	Ρ	Free-running frequ	uency	Measured using clock division—typically /16	20	150	MHz	
t <sub>CYC</sub>	D	System clock peri	od	_	_	1 / f <sub>SYS</sub>	ns	
f <sub>LORL</sub>	D	Loss of reference	frequency window <sup>(3)</sup>	Lower limit	1.6	3.7	— MHz	
f <sub>LORH</sub>	D	LOSS OF TETETETICE		Upper limit	24	56		
f <sub>SCM</sub>	D	Self-clocked mode	e frequency <sup>(4),(5)</sup>	—	20	150	MHz	
	т	CLKOUT period jitter <sup>(6),(7),(8),(9)</sup>	Short-term jitter <sup>(10)</sup>	f <sub>SYS</sub> maximum	-4	4	% f <sub>CLKOUT</sub>	
C <sub>JITTER</sub>			Long-term jitter (average over 2 ms interval)	f <sub>PLLIN</sub> = 16 MHz (resonator), f <sub>PLLCLK</sub> at 64 MHz, 4000 cycles	_	10	ns	
t <sub>lpll</sub>	D	PLL lock time <sup>(11), (</sup>	(12)	—	_	200	μs	
t <sub>dc</sub>	D	Duty cycle of refer	rence	—	40	60	%	
f <sub>LCK</sub>	D	Frequency LOCK range		—	-6	6	% f <sub>SYS</sub>	
f <sub>UL</sub>	D	Frequency un-LO	CK range	—	-18	18	% f <sub>SYS</sub>	
f <sub>CS</sub>	D	Modulation depth		Center spread	±0.25	±4.0 (13)	% f <sub>SYS</sub>	
f <sub>DS</sub>	D			Down spread	-0.5	-8.0		
f <sub>MOD</sub>	D	Modulation freque	ency <sup>(14)</sup>	—	_	70	kHz	

Table 28. FM	MPLL electrical	characteristics	(continued)
--------------	-----------------	-----------------	-------------

1.  $V_{DD_LV_CORx}$  = 1.2 V ±10%;  $V_{SS}$  = 0 V;  $T_A$  = -40 to 125 °C, unless otherwise specified

2. Considering operation with PLL not bypassed.

3. "Loss of Reference Frequency" window is the reference frequency range outside of which the PLL is in self clocked mode.

Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f<sub>LOR</sub> window.

 f<sub>VCO</sub> self clock range is 20–150 MHz. f<sub>SCM</sub> represents f<sub>SYS</sub> after PLL output divider (ERFD) of 2 through 16 in enhanced mode.

6. This value is determined by the crystal manufacturer and board design.

7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>SYS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DD\_LV\_COR0</sub> and V<sub>SS\_LV\_COR0</sub> and variation in crystal oscillator frequency increase the C<sub>JITTER</sub> percentage for a given interval.

8. Proper PC board layout procedures must be followed to achieve specifications.

 Values are obtained with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C<sub>JITTER</sub> and either f<sub>CS</sub> or f<sub>DS</sub> (depending on whether center spread or down spread modulation is enabled).

10. Short term jitter is measured on the clock rising edge at cycle n and cycle n+4.

11. This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this PLL, load capacitors should not exceed these limits.

- 12. This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- 13. This value is true when operating at frequencies above 60 MHz, otherwise f<sub>CS</sub> is 2% (above 64 MHz).
- 14. Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.



## 3.14.1 Input impedance and ADC accuracy

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; further, it sources charge during the sampling phase, when the analog signal source is a highimpedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the source impedance value of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance:  $C_S$  and  $C_{P2}$  being substantially two switched capacitances, with a frequency equal to the ADC conversion rate, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with  $C_S+C_{P2}$  equal to 3 pF, a resistance of 330 k $\Omega$  is obtained ( $R_{EQ} = 1 / (fc \times (C_S+C_{P2}))$ , where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on  $C_S+C_{P2}$ ) and the sum of  $R_S + R_F$ , the external circuit must be designed to respect the *Equation 4*:

#### Equation 4

$$V_A \bullet \frac{R_S + R_F}{R_{EO}} < \frac{1}{2}LSB$$

*Equation 4* generates a constraint for external network design, in particular on resistive path.





Figure 16. Input equivalent circuit

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances  $C_F$ ,  $C_{P1}$  and  $C_{P2}$  are initially charged at the source voltage  $V_A$  (refer to the equivalent circuit reported in *Figure 16*): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch closed).







The two transients above are not influenced by the voltage source that, due to the presence of the  $R_FC_F$  filter, is not able to provide the extra charge to compensate the voltage drop on  $C_S$  with respect to the ideal source  $V_A$ ; the time constant  $R_FC_F$  of the filter is very high with respect to the sampling time ( $T_S$ ). The filter is typically designed to act as anti-aliasing.



Figure 18. Spectral representation of input signal

Calling  $f_0$  the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter,  $f_F$ ), according to the Nyquist theorem the conversion rate  $f_C$  must be at least  $2f_0$ ; it means that the constant time of the filter is greater than or at least equal to twice the conversion period ( $T_C$ ). Again the conversion period  $T_C$  is longer than the sampling time  $T_S$ , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter  $R_FC_F$  is definitively much higher than the sampling time  $T_S$ , so the charge level on  $C_S$  cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on  $C_S$ ; from the two charge balance equations above, it is simple to derive *Equation 11* between the ideal and real sampled voltage on  $C_S$ :

#### **Equation 11**

$$\frac{V_A}{V_{A2}} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when  $V_A$  is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on  $C_F$  value:

#### **Equation 12**

$$C_F > 2048 \bullet C_S$$



- 4. CL includes device and package capacitance (CPKG < 5 pF).
- The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

## 3.17.2 IEEE 1149.1 interface timing

 Table 38.
 JTAG pin AC electrical characteristics

No	D Symbol		Symbol C Barameter		Conditions	Value		Unit
•			C	Falameter	Conditions	Min	Max	onit
1	t <sub>JCYC</sub>	CC	D	TCK cycle time	_	100	_	ns
2	t <sub>JDC</sub>	СС	D	TCK clock pulse width (measured at $V_{DD_HV_IOX}/2$ )	_	40	60	ns
3	t <sub>TCKRISE</sub>	СС	D	TCK rise and fall times (40%–70%)		—	3	ns
4	t <sub>TMSS</sub> , t <sub>TDIS</sub>	СС	D	TMS, TDI data setup time		5		ns
5	t <sub>TMSH,</sub> t <sub>TDIH</sub>	СС	D	TMS, TDI data hold time		25		ns
6	t <sub>TDOV</sub>	СС	D	TCK low to TDO data valid	_	—	40	ns
7	t <sub>TDOI</sub>	СС	D	TCK low to TDO data invalid		0		ns
8	t <sub>TDOHZ</sub>	СС	D	TCK low to TDO high impedance		40		ns
9	t <sub>BSDV</sub>	СС	D	TCK falling edge to output valid		_	50	ns
10	t <sub>BSDVZ</sub>	СС	D	TCK falling edge to output valid out of high impedance	-	_	50	ns
11	t <sub>BSDHZ</sub>	СС	D	TCK falling edge to output high impedance	_	—	50	ns
12	t <sub>BSDST</sub>	CC	D	Boundary scan input valid to TCK rising edge		50	_	ns
13	t <sub>BSDHT</sub>	T CC D TCK rising edge to boundary scan input invalid		_	50	—	ns	

Figure 22. JTAG test clock input timing



Doc ID 16100 Rev 7





Figure 30. DSPI classic SPI timing – Master, CPHA = 1

## Figure 31. DSPI classic SPI timing – Slave, CPHA = 0



57



Figure 32. DSPI classic SPI timing – Slave, CPHA = 1









Figure 34. DSPI modified transfer format timing – Master, CPHA = 1





	Dimensions							
Symbol	mm			inches <sup>(1)</sup>				
	Min	Тур	Мах	Min	Тур	Max		
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°		
ccc <sup>(2)</sup>		0.08			0.0031			

#### Table 43. LQFP64 package mechanical data (continued)

1. Values in inches are converted from millimeters (mm) and rounded to four decimal digits.

2. Tolerance



# 5 Ordering information



Figure 40. Commercial product code structure

