

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	64
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p40l3cefar

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		1.5.29	Cyclic redundancy check (CRC)27
		1.5.30	IEEE 1149.1 JTAG controller
		1.5.31	On-chip voltage regulator (VREG)
2	Packa	age pine	outs and signal descriptions
	2.1	Packag	e pinouts
	2.2	Pin des	cription
		2.2.1	Power supply and reference voltage pins
		2.2.2	System pins
		2.2.3	Pin multiplexing
3	Elect	rical cha	aracteristics
	3.1	Introduc	ction
	3.2	Parame	eter classification
	3.3	Absolut	e maximum ratings 46
	3.4	Recom	mended operating conditions
	3.5	Therma	Il characteristics
		3.5.1	Package thermal characteristics
		3.5.2	General notes for specifications at maximum junction temperature 52
	3.6	Electror	magnetic interference (EMI) characteristics
	3.7	Electros	static discharge (ESD) characteristics
	3.8	Power r	management electrical characteristics
		3.8.1	Voltage regulator electrical characteristics
		3.8.2	Voltage monitor electrical characteristics
	3.9	Power u	up/down sequencing
	3.10	DC elec	ctrical characteristics
		3.10.1	NVUSRO register
		3.10.2	DC electrical characteristics (5 V)60
		3.10.3	DC electrical characteristics (3.3 V)
		3.10.4	Input DC electrical characteristics definition
		3.10.5	I/O pad current specification64
	3.11	Main os	scillator electrical characteristics 65
	3.12	FMPLL	electrical characteristics
	3.13	16 MHz	RC oscillator electrical characteristics
	3.14	Analog-	to-digital converter (ADC) electrical characteristics



1 Introduction

1.1 Document overview

This document provides electrical specifications, pin assignments, and package diagrams for the SPC560P34/40 series of microcontroller units (MCUs). It also describes the device features and highlights important electrical and physical characteristics. For functional characteristics, refer to the device reference manual.

1.2 Description

This 32-bit system-on-chip (SoC) automotive microcontroller family is the latest achievement in integrated automotive application controllers. It belongs to an expanding range of automotive-focused products designed to address chassis applications— specifically, electrical hydraulic power steering (EHPS) and electric power steering (EPS)— as well as airbag applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology.

The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

1.3 Device comparison

Table 2 provides a summary of different members of the SPC560P34/SPC560P40 family and their features—relative to full-featured version—to enable a comparison among the family members and an understanding of the range of functionality offered within this family.

Table 2. SPC560P34/SPC560P40 device comparison

Feature	SPC560P34 Full-featured	SPC560P40 Full-featured	
Code flash memory (with ECC)	192 KB	256 KB	
Data flash memory / EE option (with ECC)	64	KB	
SRAM (with ECC)	12 KB	20 KB	
Processor core	32-bit e200z0h		
Instruction set	VLE (variable le	ength encoding)	
CPU performance	0–64	MHz	
FMPLL (frequency-modulated phase-locked loop) module		1	
INTC (interrupt controller) channels	12	20	
PIT (periodic interrupt timer)	1 (with four 3	32-bit timers)	





Figure 1. Block diagram (SPC560P40 full-featured configuration)



1.5 Feature details

1.5.1 High performance e200z0 core processor

The e200z0 Power Architecture core provides the following features:

- High performance e200z0 core processor for managing peripherals and interrupts
- Single issue 4-stage pipeline in-order execution 32-bit Power Architecture CPU
- Harvard architecture
 - Variable length encoding (VLE), allowing mixed 16- and 32-bit instructions
 - Results in smaller code size footprint
 - Minimizes impact on performance
- Branch processing acceleration using lookahead instruction buffer
- Load/store unit
 - 1-cycle load latency
 - Misaligned access support
 - No load-to-use pipeline bubbles
- Thirty-two 32-bit general purpose registers (GPRs)
- Separate instruction bus and load/store bus Harvard architecture
- Hardware vectored interrupt support
- Reservation instructions for implementing read-modify-write constructs
- Long cycle time instructions, except for guarded loads, do not increase interrupt latency
- Extensive system development support through Nexus debug port
- Non-maskable interrupt support

1.5.2 Crossbar switch (XBAR)

The XBAR multi-port crossbar switch supports simultaneous connections between three master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 32-bit data bus width.

The crossbar allows for two concurrent transactions to occur from any master port to any slave port; but one of those transfers must be an instruction fetch from internal flash memory. If a slave port is simultaneously requested by more than one master port, arbitration logic will select the higher priority master and grant it ownership of the slave port. All other masters requesting that slave port will be stalled until the higher priority master completes its transactions. Requesting masters will be treated with equal priority and will be granted access a slave port in round-robin fashion, based upon the ID of the last master to be granted access.



platform memory errors reported by error-correcting codes and/or generic access error information for certain processor cores.

The Error Correction Status Module supports a number of miscellaneous control functions for the platform. The ECSM includes these features:

- Registers for capturing information on platform memory errors if error-correcting codes (ECC) are implemented
- For test purposes, optional registers to specify the generation of double-bit memory errors are enabled on the SPC560P34/SPC560P40.

The sources of the ECC errors are:

- Flash memory
- SRAM

1.5.19 Peripheral bridge (PBRIDGE)

The PBRIDGE implements the following features:

- Duplicated periphery
- Master access privilege level per peripheral (per master: read access enable; write access enable)
- Write buffering for peripherals
- Checker applied on PBRIDGE output toward periphery
- Byte endianess swap capability

1.5.20 Controller area network (FlexCAN)

The SPC560P34/SPC560P40 MCU contains one controller area network (FlexCAN) module. This module is a communication controller implementing the CAN protocol according to Bosch Specification version 2.0B. The CAN protocol was designed to be used primarily as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. The FlexCAN module contains 32 message buffers.



Digital part:

- 16 input channels
- 4 analog watchdogs comparing ADC results against predefined levels (low, high, range) before results are stored in the appropriate ADC result location
- 2 modes of operation: Motor Control mode or Regular mode
- Regular mode features
 - Register based interface with the CPU: control register, status register and 1 result register per channel
 - ADC state machine managing 3 request flows: regular command, hardware injected command and software injected command
 - Selectable priority between software and hardware injected commands
 - DMA compatible interface
- CTU-controlled mode features
 - Triggered mode only
 - 4 independent result queues (1×16 entries, 2×8 entries, 1×4 entries)
 - Result alignment circuitry (left justified and right justified)
 - 32-bit read mode allows to have channel ID on one of the 16-bit part
 - DMA compatible interfaces

1.5.27 Cross triggering unit (CTU)

The cross triggering unit allows automatic generation of ADC conversion requests on user selected conditions without CPU load during the PWM period and with minimized CPU load for dynamic configuration.

It implements the following features:

- Double buffered trigger generation unit with up to 8 independent triggers generated from external triggers
- Trigger generation unit configurable in sequential mode or in triggered mode
- Each trigger can be appropriately delayed to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with up to 24 ADC commands
- Each trigger capable of generating consecutive commands
- ADC conversion command allows to control ADC channel, single or synchronous sampling, independent result queue selection

1.5.28 Nexus Development Interface (NDI)

The NDI (Nexus Development Interface) block is compliant with Nexus Class 1 of the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The NDI block is an integration of several individual Nexus blocks that are selected to provide the development support interface for this device. The NDI block interfaces to the host processor and internal busses to provide development support as per the IEEE-ISTO 5001-2003 Nexus Class 1 standard.



The development support provided includes access to the MCU's internal memory map and access to the processor's internal registers.

The NDI provides the following features:

- Configured via the IEEE 1149.1
- All Nexus port pins operate at V_{DDIO} (no dedicated power supply)
- Nexus Class 1 supports Static debug

1.5.29 Cyclic redundancy check (CRC)

The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC module features:

- Support for CRC-16-CCITT (*x*25 protocol):
 - $x^{16} + x^{12} + x^5 + 1$
- Support for CRC-32 (Ethernet protocol): - $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$
- Zero wait states for each write/read operations to the CRC_CFG and CRC_INP registers at the maximum frequency

1.5.30 IEEE 1149.1 JTAG controller

The JTAG controller (JTAGC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

The JTAG controller provides the following features:

- IEEE test access port (TAP) interface 4 pins (TDI, TMS, TCK, TDO)
- Selectable modes of operation include JTAGC/debug or normal system operation.
- 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 - BYPASS
 - IDCODE
 - EXTEST
 - SAMPLE
 - SAMPLE/PRELOAD
- 5-bit instruction register that supports the additional following public instructions:
 - ACCESS_AUX_TAP_NPC
 - ACCESS_AUX_TAP_ONCE
- 3 test data registers:
 - Bypass register
 - Boundary scan register (size parameterized to support a variety of boundary scan chain lengths)
 - Device identification register
- TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry



1.5.31 On-chip voltage regulator (VREG)

The on-chip voltage regulator module provides the following features:

- Uses external NPN (negative-positive-negative) transistor
- Regulates external 3.3 V/5.0 V down to 1.2 V for the core logic
- Low voltage detection on the internal 1.2 V and I/O voltage 3.3 V





Figure 5. 100-pin LQFP pinout – Airbag configuration (top view)



Port	PCR	Alternate	Frankland	Danimika mal(3)	I/O	Pad sp	beed ⁽⁵⁾	P	Pin
pin	register	function ^{(1),(2)}	Functions	Peripheral	tion ⁽⁴⁾	SRC = 0	SRC = 1	64-pin	100-pin
		ALT0	GPIO[11]	SIUL	I/O				
		ALT1	SCK	DSPI_2	I/O				
A[11]	PCR[11]	ALT2	A[0]	FlexPWM_0	0	Slow	Medium	53	82
		ALT3	A[2]	FlexPWM_0	0			Pin 64-pin 100 53 8 53 8 54 8 61 9 63 9 64 1 64 1 64 1	
		—	EIRQ[10]	SIUL	Ι				
		ALT0	GPIO[12]	SIUL	I/O				
		ALT1	SOUT	DSPI_2	0				
A[12]	PCR[12]	ALT2	A[2]	FlexPWM_0	0	Slow	Medium	54	83
		ALT3	B[2]	FlexPWM_0	0				
		—	EIRQ[11]	SIUL	Ι			64-pin 53 53 54 61 63 64 53 54 55 54 55 54 55 55 50	
		ALT0	GPIO[13]	SIUL	I/O				
		ALT1	—	_	—				
		ALT2	B[2]	FlexPWM_0	0				
A[13]	PCR[13]	ALT3	—	—	—	Slow	Medium	61	95
		—	SIN	DSPI_2	I				
		—	FAULT[0]	FlexPWM_0	I				
		—	EIRQ[12]	SIUL	I				
		ALT0	GPIO[14]	SIUL	I/O				
		ALT1	TXD	Safety Port_0	0				
A[14]	PCR[14]	ALT2	—	_	—	Slow	Medium	63	99
		ALT3	—	_	—				
		—	EIRQ[13]	SIUL	I				
		ALT0	GPIO[15]	SIUL	I/O				
		ALT1	—	_	—				
Δ[15]	PCR[15]	ALT2	—	_	—	Slow	Medium	64	100
7[13]		ALT3	—	_	—	01000	Wealum	04	100
		—	RXD	Safety Port_0	I				
		—	EIRQ[14]	SIUL	I				
				Port B (16-bit)					
		ALT0	GPIO[16]	SIUL	I/O				
		ALT1	TXD	FlexCAN_0	0				
B[0]	PCR[16]	ALT2	—	—	—	Slow	Medium	49	76
		ALT3	DEBUG[0]	SSCM	—				
		—	EIRQ[15]	SIUL	I				
		ALT0	GPIO[17]	SIUL	I/O				
		ALT1	—	—	—				
D[4]		ALT2	—	—	—	Slow	Modium	50	77
נוןט	Γυκμη	ALT3	DEBUG[1]	SSCM	—	300	wealum	50	
		_	RXD	FlexCAN_0	I				
		—	EIRQ[16]	SIUL	I				

Table 7.Pin muxing (continued)



Port	PCR	Alternate	Functions	Derinkerel ⁽³⁾	I/O	Pad s	beed ⁽⁵⁾	F	Pin
pin	register	function ^{(1),(2)}	FUNCTIONS	Peripheral	$ \begin{array}{c c} I/O \\ direc-tion^{(4)} \\ Input only \\ Input only$	SRC = 0	SRC = 1	64-pin	100-pin
B[11]	PCR[27]	ALT0 ALT1 ALT2 ALT3 —	GPIO[27] — — — AN[13]	SIUL — — — ADC_0	Input only	_	_	26	37
B[12]	PCR[28]	ALTO ALT1 ALT2 ALT3 —	GPIO[28] — — — AN[14]	SIUL — — — ADC_0	Input only	_	_	27	38
B[13]	PCR[29]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[29] — — AN[6] emu. AN[0] RXD	SIUL — — ADC_0 emu. ADC_1 ⁽⁶⁾ LIN_1	Input only	_	Ι	30	42
B[14]	PCR[30]	ALT0 ALT1 ALT2 ALT3 — — — — —	GPIO[30] — — AN[7] emu. AN[1] ETC[4] EIRQ[19]	SIUL — — ADC_0 emu. ADC_1 ⁽⁶⁾ eTimer_0 SIUL	Input only	_	Ι	_	44
B[15]	PCR[31]	ALTO ALT1 ALT2 ALT3 — — —	GPIO[31] — — AN[8] emu. AN[2] EIRQ[20]	SIUL — — ADC_0 emu. ADC_1 ⁽⁶⁾ SIUL	Input only	_	_	_	43
				Port C (16-bit)					
C[0]	PCR[32]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[32] — — AN[9] emu. AN[3]	SIUL — — ADC_0 emu. ADC_1 ⁽⁶⁾	Input only	_	_		45

Table 7.Pin muxing (continued)



Port	PCR	Alternate	-	D	1/0	Pad s	beed ⁽⁵⁾	F	Pin
pin	register	function ^{(1),(2)}	Functions	Peripheral	tion ⁽⁴⁾	SRC = 0	SRC = 1	64-pin	100-pin
		ALT0	GPIO[33]	SIUL					
		ALT1	—	—					
C[1]	PCR[33]	ALT2	—	—	Input only		—	19	28
		ALI3							
		—	AN[2]	ADC_0					
		ALT0	GPIO[34]	SIUL					
		ALT1	—	—					
C[2]	PCR[34]	ALT2	—	—	Input only		—	21	30
		ALT3	—	—					
		—	AN[3]	ADC_0				F 1 64-pin 19 19 21 21 n — n — n — n — n — n — n — n — n — n — n — n — n — n — n — n — n — n —	
		ALT0	GPIO[35]	SIUL	I/O				
		ALT1	CS1	DSPI_0	0				
C[3]	PCR[35]	ALT2	—	—	—	Slow	Medium	—	10
		ALT3	TXD	LIN_1	0				
		—	EIRQ[21]	SIUL	I				
		ALT0	GPIO[36]	SIUL	I/O				
		ALT1	CS0	DSPI_0	I/O				
C[4]	PCR[36]	ALT2	X[1]	FlexPWM_0	0	Slow	Medium	—	5
		ALT3	DEBUG[4]	SSCM	—				
		—	EIRQ[22]	SIUL	I				
		ALT0	GPIO[37]	SIUL	I/O				
		ALT1	SCK	DSPI_0	I/O				
C[5]	PCR[37]	ALT2	—	—	—	Slow	Medium	—	7
		ALT3	DEBUG[5]	SSCM	—				
		—	EIRQ[23]	SIUL	I				
		ALT0	GPIO[38]	SIUL	I/O				
		ALT1	SOUT	DSPI_0	0				
C[6]	PCR[38]	ALT2	B[1]	FlexPWM_0	0	Slow	Medium	—	98
		ALT3	DEBUG[6]	SSCM	—				
			EIRQ[24]	SIUL	I				
		ALT0	GPIO[39]	SIUL	I/O				
		ALT1	—	—	—				
C[7]	PCR[39]	ALT2	A[1]	FlexPWM_0	0	Slow	Medium	—	9
		ALT3	DEBUG[7]	SSCM	—				
		—	SIN	DSPI_0	I				
		ALT0	GPIO[40]	SIUL	I/O				
C101		ALT1	ALT1 CS1 DSPI_1 O Slow Modium F7	01					
		ALT2	—	—	—	SIOW	Medium	57	31
		ALT3	CS6	DSPI_0	0				

Table 7.	Pin	muxina	(continued)
		muning	(continucu)



Port	PCR	Alternate	Functions	Deripheral ⁽³⁾	I/O diree	Pad s	beed ⁽⁵⁾	F	Pin
pin	register	function ^{(1),(2)}	FUNCTIONS	Peripheral	tion ⁽⁴⁾	SRC = 0	SRC = 1	Pi 64-pin 	100-pin
		ALT0	GPIO[68]	SIUL					
		ALT1	—	—					
E[4]	PCR[68]	ALT2	—	—	Input only	—	—	—	44
		ALT3	—	—					
		—	AN[7]	ADC_0					
		ALT0	GPIO[69]	SIUL				-	
E[5] PCR[69]		ALT1	—	—	Input only				43
	PCR[69]	ALT2	—	—		—	—	—	
		ALT3	—	—					
		—	AN[8]	ADC_0					
		ALT0	GPIO[70]	SIUL					
		ALT1	—	—					
E[6]	PCR[70]	ALT2	—	—	Input only	—	—	—	45
		ALT3	—	—					
		—	AN[9]	ADC_0					
		ALT0	GPIO[71]	SIUL					
		ALT1	—	—	Input only				
E[7]	PCR[71]	ALT2	—	—		—	—	—	41
		ALT3	—	—					
		—	AN[10]	ADC_0				_	

Table 7. Pin muxing (continued)

1. ALT0 is the primary (default) function for each port after reset.

2. Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIU module. PCR.PA = 00 → ALT0; PCR.PA = 01 → ALT1; PCR.PA = 10 → ALT2; PCR.PA = 11 → ALT3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

3. Module included on the MCU.

4. Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.

5. Programmable via the SRC (Slew Rate Control) bits in the respective Pad Configuration Register.

6. ADC0.AN emulates ADC1.AN. This feature is used to provide software compatibility between SPC560P34/SPC560P40 and SPC560P50. Refer to ADC chapter of reference manual for more details.





3.10.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in *Table 23*.

Table 23.I/O supply segment

Packago	Supply segment								
rackaye	1	2	3	4	5				
LQFP100	pin15–pin26	pin27–pin46	pin51–pin61	pin64–pin86	pin89–pin10				
LQFP64	pin8–pin17	pin18–pin30	pin33–pin38	pin41–pin54	pin57–pin5				

Table 24.I/O consumption

Symbol		C	Parameter	Condi	tions(1)	Value			Unit
Symbol			Parameter	Condi	tions	Min	Тур	Мах	Unit
(2)	с		Dynamic I/O current	C = 25 pE	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	—	_	20	m۸
'SWTSLW` ´	С		configuration	ο[= 25 με	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	16	
. (2)	с	$\begin{bmatrix} C \\ C \end{bmatrix} \begin{bmatrix} Dynamic I/O current \\ for MEDIUM \\ configuration \end{bmatrix} C_{L} = 25 \text{ pF}$	C - 25 pE	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	_	_	29	٣٨	
·SWIMED (С		configuration	ο _L = 25 pr	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	17	mA
(2)	с	П	Dynamic I/O current	C = 25 pE	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0		110	m۸	
ISWTFST ⁽²⁾ C D for FAST configuration	configuration	0L - 20 pi	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	50	mA		
				C _L = 25 pF, 2 MHz			— — 2.3		
				C _L = 25 pF, 4 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_		3.2	-
	С		Root medium square	C _L = 100 pF, 2 MHz		_		6.6	
'RMSSLW	С		configuration	C _L = 25 pF, 2 MHz				1.6	ШA
				C _L = 25 pF, 4 MHz	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	2.3	
				C _L = 100 pF, 2 MHz		_		4.7	
				C _L = 25 pF, 13 MHz		—	_	6.6	
			Doot modium oquara	C _L = 25 pF, 40 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		_	13.4	
	С		I/O current for	C _L = 100 pF, 13 MHz			_	18.3	mA
RMSMED	С		D MEDIUM configuration	C _L = 25 pF, 13 MHz		—	_	5	
				C _L = 25 pF, 40 MHz	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1			8.5	
				C _L = 100 pF, 13 MHz		_	—	11	



Gumbal	~	Parameter		Conditions(1)	Va	lue	Unit	
Зутрог	C			Conditions	Min	Max	Unit	
f _{FREE}	Ρ	Free-running frequ	uency	Measured using clock division—typically /16	20	150	MHz	
t _{CYC}	D	System clock peri	od	_	_	1 / f _{SYS}	ns	
f _{LORL}	D	Loss of reference	fraguanay window ⁽³⁾	Lower limit	1.6	3.7		
f _{LORH}	D			Upper limit	24	56	IVIEZ	
f _{SCM}	D	Self-clocked mode	e frequency ^{(4),(5)}	—	20	150	MHz	
		CLKOUT period jitter ^{(6),(7),(8),(9)}	Short-term jitter ⁽¹⁰⁾	f _{SYS} maximum	-4	4	% f _{CLKOUT}	
C _{JITTER}	т		Long-term jitter (average over 2 ms interval)	f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} at 64 MHz, 4000 cycles	_	10	ns	
t _{lpll}	D	PLL lock time ^{(11),}	(12)	—	—	200	μs	
t _{dc}	D	Duty cycle of refer	rence	—	40	60	%	
f _{LCK}	D	Frequency LOCK	range	—	-6	6	% f _{SYS}	
f _{UL}	D	Frequency un-LO	CK range	—	-18	18	% f _{SYS}	
fcs	D	Modulation depth		Center spread	±0.25	±4.0 (13)	% f _{SYS}	
f _{DS}	D			Down spread	-0.5	-8.0	0.0	
f _{MOD}	D	Modulation freque	ency ⁽¹⁴⁾	—	_	70	kHz	

Table 28. FMPLL electrical characteristics (continued)

1. $V_{DD_LV_CORx}$ = 1.2 V ±10%; V_{SS} = 0 V; T_A = -40 to 125 °C, unless otherwise specified

2. Considering operation with PLL not bypassed.

3. "Loss of Reference Frequency" window is the reference frequency range outside of which the PLL is in self clocked mode.

Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f_{LOR} window.

 f_{VCO} self clock range is 20–150 MHz. f_{SCM} represents f_{SYS} after PLL output divider (ERFD) of 2 through 16 in enhanced mode.

6. This value is determined by the crystal manufacturer and board design.

7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{SYS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DD_LV_COR0} and V_{SS_LV_COR0} and variation in crystal oscillator frequency increase the C_{JITTER} percentage for a given interval.

8. Proper PC board layout procedures must be followed to achieve specifications.

 Values are obtained with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C_{JITTER} and either f_{CS} or f_{DS} (depending on whether center spread or down spread modulation is enabled).

10. Short term jitter is measured on the clock rising edge at cycle n and cycle n+4.

11. This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this PLL, load capacitors should not exceed these limits.

12. This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).

13. This value is true when operating at frequencies above 60 MHz, otherwise f_{CS} is 2% (above 64 MHz).

14. Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.



The two transients above are not influenced by the voltage source that, due to the presence of the R_FC_F filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant R_FC_F of the filter is very high with respect to the sampling time (T_S). The filter is typically designed to act as anti-aliasing.



Figure 18. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time T_S , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive *Equation 11* between the ideal and real sampled voltage on C_S :

Equation 11

$$\frac{V_A}{V_{A2}} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

Equation 12

$$C_F > 2048 \bullet C_S$$



Symbol	6	Porometor	Conditions	Val	ue	Unit
Symbol	C	Farameter	Conditions	Min	ue Typ 100000 100000 	Omit
P/E	с	Number of program/erase cycles per block for 16 KB blocks over the operating temperature range (T _J)	_	100000	_	cycles
P/E	с	Number of program/erase cycles per block for 32 KB blocks over the operating temperature range (T _J)	_	10000	100000	cycles
P/E	с	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range (T _J)	_	1000	100000	cycles
			Blocks with 0–1000 P/E cycles	20	—	years
Retention	С	Minimum data retention at 85 °C	Blocks with 10000 P/E cycles	10	_	years
			Blocks with 100000 P/E cycles	5	—	years

Table 32. Flash memory module life

1. Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

Table 33. Flash memory read access timing

Symbol	С	Parameter	Conditions ⁽¹⁾	Max value	Unit	
f _{max}	с	Maximum working frequency for code flash memory at given	2 wait states	66	MHz	
		number of wait states in worst conditions	0 wait states	18		
f _{max}	с	Maximum working frequency for data flash memory at given number of wait states in worst conditions	8 wait states	66	MHz	

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

3.15.2 Flash memory power supply DC characteristics

Table 34 shows the power supply DC characteristics on external supply.

Table 34. Flash memory power supply DC electrical characteristics

Symt		C	Parameter	Conditions ⁽¹⁾	Value			Unit	
Symbol			Falameter	Conditions	Min	Тур	Max	Unit	
I _{FLPW}	C C	D	Sum of the current consumption on $V_{DD_HV_IOx}$ and $V_{DD_LV_CORx}$ during low-power mode	Code flash memory	_	_	900	μA	
, с			C D	Sum of the current consumption on V _{DD HV IOx}	Code flash memory	_	—	150	
'FPWD	С	and V _{DD_LV_CORx} during power-down mode		Data flash memory	_	_	150	μΛ	

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.





3.17.4 External interrupt timing (IRQ pin)

Table 40. External interrupt timing⁽¹⁾

No Symb			c	Parameter	Conditions	Value		Unit
NO.	io. Symbol		C		conditions	Min	Max	Unit
1	t _{IPWL}	CC	D	IRQ pulse width low	—	4	—	t _{CYC}
2	t _{IPWH}	CC	D	IRQ pulse width high	—	4	_	t _{CYC}
3	t _{ICYC}	сс	D	IRQ edge to edge time ⁽²⁾	_	4 + N (3)	_	t _{CYC}

1. IRQ timing specified at f_{SYS} = 64 MHz and $V_{DD_HV_IOx}$ = 3.0 V to 5.5 V, T_A = T_L to T_H , and C_L = 200 pF with SRC = 0b00

2. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

3. N = ISR time to clear the flag



Appendix A Abbreviations

Table 44 lists abbreviations used in this document.

Abbreviation	Meaning
CMOS	Complementary metal-oxide-semiconductor
СРНА	Clock phase
CPOL	Clock polarity
CS	Peripheral chip select
DUT	Device under test
ECC	Error code correction
EVTO	Event out
GPIO	General purpose input / output
MC	Modulus counter
MCKO	Message clock out
MCU	Microcontroller unit
MDO	Message data out
MSEO	Message start/end out
MTFE	Modified timing format enable
NPN	Negative-positive-negative
NVUSRO	Non-volatile user options register
PTF	Post trimming frequency
PWM	Pulse width modulation
RISC	Reduced instruction set computer
SCK	Serial communications clock
SOUT	Serial data out
TBC	To be confirmed
TBD	To be defined
ТСК	Test clock input
TDI	Test data input
TDO	Test data output
TMS	Test mode select

Table 44.	Abbreviations



Revision history

Date	Revision	Changes
01-Sep-2009	1	Initial release.
21-May-2010	2	Editorial updates Updated the following items in the "SPC560P34/SPC560P40 device comparison" table: The heading The "SRAM" row The "FlexCAN" row The "FlexCAN" row The "The "CTU" row The "LINFlex" row The "Nexus" row Updated the "SPC560P34/SPC560P40 device configuration difference" table: Editorial updates Added the "SPC560P34/SPC560P40 device configuration difference" table: Editorial updates Added the "CTU" row Deleted the "temperature" row Swapped the content of Airbag and Full Featured cells Added the "Wakeup unit" block in the SPC560P34/SPC560P40 block diagram Updated the "Absolute Maximum Ratings" table Updated the "Absolute Maximum Ratings" table Updated the "Recommended operating conditions (5.0 V)" table Updated the "Recommended operating conditions (3.3 V)" table Updated the "Thermal characteristics for 100-pin LQFP" table: Ψ_{JT} : changed the typical value Updated the "Electrical characteristics" section: Added the "Introduction" section Added the "Introduction" section Added the "Nourse supplies constraints (-0.3 V \leq V _{DD_HV_IOX} \leq 6.0 V)" figure Added the "Independent ADC supply (-0.3 V \leq V _{DD_HV_IOX} \leq 5.5 V)" figure Added the "Independent ADC supply (-0.3 V \leq V _{DD_HV_REG} \leq 6.0 V)" figure Added the "Independent ADC supply (3.0 V \leq V _{DD_HV_REG} \leq 5.5 V)" figure Added the "Power supplies constraints (3.0 V \leq V _{DD_HV_REG} \leq 5.5 V)" figure Added the "Power up/Down sequencing" section Updated the "DC electrical characteristics" section Deleted the "NUSRO register" section Updated the "DC electrical characteristics" section Updated the "DC electrical characteristics" section Updated the "DC electrical characteristics" section Deleted all rows concerning RESET Deleted the max value for C _{IN}

Table 45.Document revision history

