




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs

#### Details

|                                 |                                                                                                                                                                   |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                          |
| Programmable Type               | EE PLD                                                                                                                                                            |
| Delay Time tpd(1) Max           | 15 ns                                                                                                                                                             |
| Voltage Supply - Internal       | 4.75V ~ 5.25V                                                                                                                                                     |
| Number of Logic Elements/Blocks | -                                                                                                                                                                 |
| Number of Macrocells            | 8                                                                                                                                                                 |
| Number of Gates                 | -                                                                                                                                                                 |
| Number of I/O                   | -                                                                                                                                                                 |
| Operating Temperature           | 0°C ~ 75°C (TA)                                                                                                                                                   |
| Mounting Type                   | Through Hole                                                                                                                                                      |
| Package / Case                  | 20-DIP (0.300", 7.62mm)                                                                                                                                           |
| Supplier Device Package         | 20-PDIP                                                                                                                                                           |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/gal16v8d-15lpn">https://www.e-xfl.com/product-detail/lattice-semiconductor/gal16v8d-15lpn</a> |



| Product Line                 | Ordering Part Number | Product Status      | Reference PCN                    |
|------------------------------|----------------------|---------------------|----------------------------------|
| <b>GAL16V8D<br/>(Cont'd)</b> | GAL16V8D-7LJ         | <b>Discontinued</b> | <a href="#"><u>PCN#13-10</u></a> |
|                              | GAL16V8D-7LJN        |                     |                                  |
|                              | GAL16V8D-10LJ        |                     |                                  |
|                              | GAL16V8D-10LJN       |                     |                                  |
|                              | GAL16V8D-15LJ        |                     |                                  |
|                              | GAL16V8D-15LJN       |                     |                                  |
|                              | GAL16V8D-25LJ        |                     |                                  |
|                              | GAL16V8D-25LJN       |                     |                                  |
|                              | GAL16V8D-7LJI        |                     | <a href="#"><u>PCN#09-10</u></a> |
|                              | GAL16V8D-7LJNI       |                     |                                  |
|                              | GAL16V8D-10LJI       |                     | <a href="#"><u>PCN#13-10</u></a> |
|                              | GAL16V8D-10LJNI      |                     |                                  |
|                              | GAL16V8D-15LJI       |                     |                                  |
|                              | GAL16V8D-15LJNI      |                     |                                  |
|                              | GAL16V8D-25LJI       |                     |                                  |
|                              | GAL16V8D-25LJNI      |                     |                                  |
|                              | GAL16V8D-10QJ        |                     |                                  |
|                              | GAL16V8D-10QJN       |                     |                                  |
|                              | GAL16V8D-15QJ        |                     |                                  |
|                              | GAL16V8D-15QJN       |                     |                                  |
|                              | GAL16V8D-25QJ        |                     |                                  |
|                              | GAL16V8D-25QJN       |                     |                                  |
|                              | GAL16V8D-20QJI       |                     |                                  |
|                              | GAL16V8D-20QJNI      |                     |                                  |
|                              | GAL16V8D-25QJI       |                     |                                  |
|                              | GAL16V8D-25QJNI      |                     |                                  |
|                              | GAL16V8D-7LS         |                     | <a href="#"><u>PCN#06-07</u></a> |
|                              | GAL16V8D-10LS        |                     |                                  |
|                              | GAL16V8D-15LS        |                     |                                  |
|                              | GAL16V8D-25LS        |                     |                                  |

## GAL16V8 Ordering Information

### Conventional Packaging Commercial Grade Specifications

| Tpd (ns) | Tsu (ns) | Tco (ns) | Icc (mA) | Ordering #                 | Package            |
|----------|----------|----------|----------|----------------------------|--------------------|
| 3.5      | 2.5      | 3.0      | 115      | GAL16V8D-3LJ <sup>1</sup>  | 20-Lead PLCC       |
| 5        | 3        | 4        | 115      | GAL16V8C-5LP <sup>1</sup>  | 20-Pin Plastic DIP |
|          |          |          | 115      | GAL16V8D-5LJ               | 20-Lead PLCC       |
| 7.5      | 7        | 5        | 115      | GAL16V8D-7LP               | 20-Pin Plastic DIP |
|          |          |          | 115      | GAL16V8C-7LP <sup>1</sup>  | 20-Pin Plastic DIP |
|          |          |          | 115      | GAL16V8D-7LJ               | 20-Lead PLCC       |
|          |          |          | 115      | GAL16V8D-7LS <sup>1</sup>  | 20-Pin SOIC        |
| 10       | 10       | 7        | 55       | GAL16V8D-10QP              | 20-Pin Plastic DIP |
|          |          |          | 55       | GAL16V8D-10QJ              | 20-Lead PLCC       |
|          |          |          | 115      | GAL16V8D-10LP              | 20-Pin Plastic DIP |
|          |          |          | 115      | GAL16V8D-10LJ              | 20-Lead PLCC       |
|          |          |          | 115      | GAL16V8D-10LS <sup>1</sup> | 20-Pin SOIC        |
| 15       | 12       | 10       | 55       | GAL16V8D-15QP              | 20-Pin Plastic DIP |
|          |          |          | 55       | GAL16V8D-15QJ              | 20-Lead PLCC       |
|          |          |          | 90       | GAL16V8D-15LP              | 20-Pin Plastic DIP |
|          |          |          | 90       | GAL16V8D-15LJ              | 20-Lead PLCC       |
|          |          |          | 90       | GAL16V8D-15LS <sup>1</sup> | 20-Pin SOIC        |
| 25       | 15       | 12       | 55       | GAL16V8D-25QP              | 20-Pin Plastic DIP |
|          |          |          | 55       | GAL16V8D-25QJ              | 20-Lead PLCC       |
|          |          |          | 90       | GAL16V8D-25LP              | 20-Pin Plastic DIP |
|          |          |          | 90       | GAL16V8D-25LJ              | 20-Lead PLCC       |
|          |          |          | 90       | GAL16V8D-25LS <sup>1</sup> | 20-Pin SOIC        |

1. Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

### Industrial Grade Specifications

| Tpd (ns) | Tsu (ns) | Tco (ns) | Icc (mA) | Ordering #     | Package            |
|----------|----------|----------|----------|----------------|--------------------|
| 7.5      | 7        | 5        | 130      | GAL16V8D-7LPI  | 20-Pin Plastic DIP |
|          |          |          | 130      | GAL16V8D-7LJI  | 20-Lead PLCC       |
| 10       | 10       | 7        | 130      | GAL16V8D-10LPI | 20-Pin Plastic DIP |
|          |          |          | 130      | GAL16V8D-10LJI | 20-Lead PLCC       |
| 15       | 12       | 10       | 130      | GAL16V8D-15LPI | 20-Pin Plastic DIP |
|          |          |          | 130      | GAL16V8D-15LJI | 20-Lead PLCC       |
| 20       | 13       | 11       | 65       | GAL16V8D-20QPI | 20-Pin Plastic DIP |
|          |          |          | 65       | GAL16V8D-20QJI | 20-Lead PLCC       |
| 25       | 15       | 12       | 65       | GAL16V8D-25QPI | 20-Pin Plastic DIP |
|          |          |          | 65       | GAL16V8D-25QJI | 20-Lead PLCC       |
|          |          |          | 130      | GAL16V8D-25LPI | 20-Pin Plastic DIP |
|          |          |          | 130      | GAL16V8D-25LJI | 20-Lead PLCC       |

## Lead-Free Packaging

### Commercial Grade Specifications


| Tpd (ns) | Tsu (ns) | Tco (ns) | Icc (mA) | Ordering #                 | Package                      |
|----------|----------|----------|----------|----------------------------|------------------------------|
| 3.5      | 2.5      | 3.0      | 115      | GAL16V8D-3LJN <sup>1</sup> | Lead-Free 20-Lead PLCC       |
| 5        | 3        | 4        | 115      | GAL16V8D-5LJN              | Lead-Free 20-Lead PLCC       |
| 7.5      | 7        | 5        | 115      | GAL16V8D-7LPN              | Lead-Free 20-Pin Plastic DIP |
|          |          |          | 115      | GAL16V8D-7LJN              | Lead-Free 20-Lead PLCC       |
| 10       | 10       | 7        | 55       | GAL16V8D-10QPN             | Lead-Free 20-Pin Plastic DIP |
|          |          |          | 55       | GAL16V8D-10QJN             | Lead-Free 20-Lead PLCC       |
|          |          |          | 115      | GAL16V8D-10LPN             | Lead-Free 20-Pin Plastic DIP |
|          |          |          | 115      | GAL16V8D-10LJN             | Lead-Free 20-Lead PLCC       |
| 15       | 12       | 10       | 55       | GAL16V8D-15QPN             | Lead-Free 20-Pin Plastic DIP |
|          |          |          | 55       | GAL16V8D-15QJN             | Lead-Free 20-Lead PLCC       |
|          |          |          | 90       | GAL16V8D-15LPN             | Lead-Free 20-Pin Plastic DIP |
|          |          |          | 90       | GAL16V8D-15LJN             | Lead-Free 20-Lead PLCC       |
| 25       | 15       | 12       | 55       | GAL16V8D-25QPN             | Lead-Free 20-Pin Plastic DIP |
|          |          |          | 55       | GAL16V8D-25QJN             | Lead-Free 20-Lead PLCC       |
|          |          |          | 90       | GAL16V8D-25LPN             | Lead-Free 20-Pin Plastic DIP |
|          |          |          | 90       | GAL16V8D-25LJN             | Lead-Free 20-Lead PLCC       |

1. Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

### Industrial Grade Specifications

| Tpd (ns) | Tsu (ns) | Tco (ns) | Icc (mA) | Ordering #                  | Package                      |
|----------|----------|----------|----------|-----------------------------|------------------------------|
| 7.5      | 7        | 5        | 130      | GAL16V8D-7LJN <sup>1</sup>  | Lead-Free 20-Lead PLCC       |
|          |          |          | 130      | GAL16V8D-7LPN <sup>1</sup>  | Lead-Free 20-Pin Plastic DIP |
| 10       | 10       | 7        | 130      | GAL16V8D-10LJN <sup>1</sup> | Lead-Free 20-Lead PLCC       |
|          |          |          | 130      | GAL16V8D-10LPN <sup>1</sup> | Lead-Free 20-Pin Plastic DIP |
| 15       | 12       | 10       | 130      | GAL16V8D-15LJN <sup>1</sup> | Lead-Free 20-Lead PLCC       |
|          |          |          | 130      | GAL16V8D-15LPN <sup>1</sup> | Lead-Free 20-Pin Plastic DIP |
| 20       | 13       | 11       | 65       | GAL16V8D-20QJN <sup>1</sup> | Lead-Free 20-Lead PLCC       |
|          |          |          | 65       | GAL16V8D-20QPN <sup>1</sup> | Lead-Free 20-Pin Plastic DIP |
| 25       | 15       | 12       | 65       | GAL16V8D-25QJN <sup>1</sup> | Lead-Free 20-Lead PLCC       |
|          |          |          | 65       | GAL16V8D-25QPN <sup>1</sup> | Lead-Free 20-Pin Plastic DIP |
|          |          |          | 130      | GAL16V8D-25LJN <sup>1</sup> | Lead-Free 20-Lead PLCC       |
|          |          |          | 130      | GAL16V8D-25LPN <sup>1</sup> | Lead-Free 20-Pin Plastic DIP |

### Part Number Description



## Output Logic Macrocell (OLMC)

The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

There are three global OLMC configuration modes possible: **simple**, **complex**, and **registered**. Details of each of these modes are illustrated in the following pages. Two global bits, SYN and AC0, control the mode configuration for all macrocells. The XOR bit of each macrocell controls the polarity of the output in any of the three modes, while the AC1 bit of each of the macrocells controls the input/output configuration. These two global and 16 individual architecture bits define all possible configurations in a GAL16V8. The information given on these architecture bits is only to give a better understanding of the device. Compiler software will transparently set these architecture bits from the pin definitions, so the user should not need to directly manipulate these architecture bits.

The following is a list of the PAL architectures that the GAL16V8 can emulate. It also shows the OLMC mode under which the GAL16V8 emulates the PAL architecture.

| PAL Architectures<br>Emulated by GAL16V8                                                     | GAL16V8<br>Global OLMC Mode                                                                                                    |
|----------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|
| 16R8<br>16R6<br>16R4<br>16RP8<br>16RP6<br>16RP4                                              | Registered<br>Registered<br>Registered<br>Registered<br>Registered<br>Registered                                               |
| 16L8<br>16H8<br>16P8                                                                         | Complex<br>Complex<br>Complex                                                                                                  |
| 10L8<br>12L6<br>14L4<br>16L2<br>10H8<br>12H6<br>14H4<br>16H2<br>10P8<br>12P6<br>14P4<br>16P2 | Simple<br>Simple<br>Simple<br>Simple<br>Simple<br>Simple<br>Simple<br>Simple<br>Simple<br>Simple<br>Simple<br>Simple<br>Simple |

## Compiler Support for OLMC

Software compilers support the three different global OLMC modes as different device types. These device types are listed in the table below. Most compilers have the ability to automatically select the device type, generally based on the register usage and output enable (OE) usage. Register usage on the device forces the software to choose the registered mode. All combinatorial outputs with OE controlled by the product term will force the software to choose the complex mode. The software will choose the simple mode only when all outputs are dedicated combinatorial without OE control. The different device types listed in the table can be used to override the automatic device selection by the software. For further details, refer to the compiler software manuals.

When using compiler software to configure the device, the user must pay special attention to the following restrictions in each mode. In **registered mode** pin 1 and pin 11 are permanently configured

as clock and output enable, respectively. These pins cannot be configured as dedicated inputs in the registered mode.

In **complex mode** pin 1 and pin 11 become dedicated inputs and use the feedback paths of pin 19 and pin 12 respectively. Because of this feedback path usage, pin 19 and pin 12 do not have the feedback option in this mode.

In **simple mode** all feedback paths of the output pins are routed via the adjacent pins. In doing so, the two inner most pins ( pins 15 and 16) will not have the feedback option as these pins are always configured as dedicated combinatorial output.

|            | Registered                | Complex                | Simple                | Auto Mode Select |
|------------|---------------------------|------------------------|-----------------------|------------------|
| ABEL       | P16V8R                    | P16V8C                 | P16V8AS               | P16V8            |
| CUPL       | G16V8MS                   | G16V8MA                | G16V8AS               | G16V8            |
| LOG/IC     | GAL16V8_R                 | GAL16V8_C7             | GAL16V8_C8            | GAL16V8          |
| OrCAD-PLD  | "Registered" <sup>1</sup> | "Complex" <sup>1</sup> | "Simple" <sup>1</sup> | GAL16V8A         |
| PLDesigner | P16V8R <sup>2</sup>       | P16V8C <sup>2</sup>    | P16V8C <sup>2</sup>   | P16V8A           |
| TANGO-PLD  | G16V8R                    | G16V8C                 | G16V8AS <sup>3</sup>  | G16V8            |

1) Used with **Configuration** keyword.

2) Prior to Version 2.0 support.

3) Supported on Version 1.20 or later.

## Registered Mode

In the Registered mode, macrocells are configured as dedicated registered outputs or as I/O functions.


Architecture configurations available in this mode are similar to the common 16R8 and 16RP4 devices with various permutations of polarity, I/O and register placement.

All registered macrocells share common clock and output enable control pins. Any macrocell can be configured as registered or I/O. Up to eight registers or up to eight I/O's are possible in this mode.

Dedicated input or output functions can be implemented as subsets of the I/O function.

Registered outputs have eight product terms per output. I/O's have seven product terms per output.


The JEDEC fuse numbers, including the User Electronic Signature (UES) fuses and the Product Term Disable (PTD) fuses, are shown on the logic diagram on the following page.



Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.

**Registered Mode Logic Diagram**

**DIP & PLCC Package Pinouts**



**64-USER ELECTRONIC SIGNATURE FUSES**

|                        |                      |
|------------------------|----------------------|
| 2056, 2057, ....       | .... 2118, 2119      |
| Byte 7   Byte 6   .... | .... Byte 1   Byte 0 |

M L  
S S  
B B

SYN-2192  
AC0-2193

## Simple Mode


In the Simple mode, macrocells are configured as dedicated inputs or as dedicated, always active, combinatorial outputs.

Architecture configurations available in this mode are similar to the common 10L8 and 12P6 devices with many permutations of generic output polarity or input choices.

All outputs in the simple mode have a maximum of eight product terms that can control the logic. In addition, each output has programmable polarity.

Pins 1 and 11 are always available as data inputs into the AND array. The center two macrocells (pins 15 & 16) cannot be used as input or I/O pins, and are only available as dedicated outputs.


The JEDEC fuse numbers including the UES fuses and PTD fuses are shown on the logic diagram.



Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.

**Simple Mode Logic Diagram**

**DIP & PLCC Package Pinouts**



**64-USER ELECTRONIC SIGNATURE FUSES**

|                      |                      |
|----------------------|----------------------|
| 2056, 2057, ....     | .... 2118, 2119      |
| Byte 7   Byte 6 .... | .... Byte 1   Byte 0 |

M L  
S S  
B B

SYN-2192  
AC0-2193

## AC Switching Characteristics

Over Recommended Operating Conditions

|                                    |                          |                                                                                        | COM            |      | COM            |      | COM / IND |      |       |
|------------------------------------|--------------------------|----------------------------------------------------------------------------------------|----------------|------|----------------|------|-----------|------|-------|
| PARAMETER                          | TEST COND <sup>1</sup> . | DESCRIPTION                                                                            | -3             |      | -5             |      | -7        |      | UNITS |
|                                    |                          |                                                                                        | MIN.           | MAX. | MIN.           | MAX. | MIN.      | MAX. |       |
| <b>t<sub>pd</sub></b>              | A                        | Input or I/O to Comb. Output                                                           | 1              | 3.5  | 1              | 5    | 1         | 7.5  | ns    |
| <b>t<sub>co</sub></b>              | A                        | Clock to Output Delay                                                                  | 1              | 3    | 1              | 4    | 1         | 5    | ns    |
| <b>t<sub>cf</sub><sup>2</sup></b>  | —                        | Clock to Feedback Delay                                                                | —              | 2.5  | —              | 3    | —         | 3    | ns    |
| <b>t<sub>su</sub></b>              | —                        | Setup Time, Input or Feedback before Clock↑                                            | 2.5            | —    | 3              | —    | 5         | —    | ns    |
| <b>t<sub>h</sub></b>               | —                        | Hold Time, Input or Feedback after Clock↑                                              | 0              | —    | 0              | —    | 0         | —    | ns    |
| <b>f<sub>max</sub><sup>3</sup></b> | A                        | Maximum Clock Frequency with External Feedback, 1/(t <sub>su</sub> + t <sub>co</sub> ) | 182            | —    | 142.8          | —    | 100       | —    | MHz   |
|                                    | A                        | Maximum Clock Frequency with Internal Feedback, 1/(t <sub>su</sub> + t <sub>cf</sub> ) | 200            | —    | 166            | —    | 125       | —    | MHz   |
|                                    | A                        | Maximum Clock Frequency with No Feedback                                               | 250            | —    | 166            | —    | 125       | —    | MHz   |
| <b>t<sub>wh</sub></b>              | —                        | Clock Pulse Duration, High                                                             | 2 <sup>4</sup> | —    | 3 <sup>4</sup> | —    | 4         | —    | ns    |
| <b>t<sub>wl</sub></b>              | —                        | Clock Pulse Duration, Low                                                              | 2 <sup>4</sup> | —    | 3 <sup>4</sup> | —    | 4         | —    | ns    |
| <b>t<sub>en</sub></b>              | B                        | Input or I/O to Output Enabled                                                         | —              | 4.5  | 1              | 6    | 1         | 9    | ns    |
|                                    | B                        | $\overline{OE}$ to Output Enabled                                                      | —              | 4.5  | 1              | 6    | 1         | 6    | ns    |
| <b>t<sub>dis</sub></b>             | C                        | Input or I/O to Output Disabled                                                        | —              | 4.5  | 1              | 5    | 1         | 9    | ns    |
|                                    | C                        | $\overline{OE}$ to Output Disabled                                                     | —              | 4.5  | 1              | 5    | 1         | 6    | ns    |

1) Refer to **Switching Test Conditions** section.

2) Calculated from f<sub>max</sub> with internal feedback. Refer to **f<sub>max</sub> Descriptions** section.

3) Refer to **f<sub>max</sub> Descriptions** section. Characterized but not 100% tested.

4) Characterized but not 100% tested.

## Capacitance (T<sub>A</sub> = 25°C, f = 1.0 MHz)

| SYMBOL           | PARAMETER         | MAXIMUM* | UNITS | TEST CONDITIONS                                 |
|------------------|-------------------|----------|-------|-------------------------------------------------|
| C <sub>I</sub>   | Input Capacitance | 8        | pF    | V <sub>CC</sub> = 5.0V, V <sub>I</sub> = 2.0V   |
| C <sub>I/O</sub> | I/O Capacitance   | 8        | pF    | V <sub>CC</sub> = 5.0V, V <sub>I/O</sub> = 2.0V |

\*Characterized but not 100% tested.

## AC Switching Characteristics

Over Recommended Operating Conditions

| PARAM.                        | TEST COND <sup>1</sup> . | DESCRIPTION                                                   | COM / IND |      | COM / IND |      | IND  |      | COM / IND |      | UNITS |
|-------------------------------|--------------------------|---------------------------------------------------------------|-----------|------|-----------|------|------|------|-----------|------|-------|
|                               |                          |                                                               | -10       |      | -15       |      | -20  |      | -25       |      |       |
|                               |                          |                                                               | MIN.      | MAX. | MIN.      | MAX. | MIN. | MAX. | MIN.      | MAX. |       |
| t <sub>pd</sub>               | A                        | Input or I/O to Comb. Output                                  | 3         | 10   | 3         | 15   | 3    | 20   | 3         | 25   | ns    |
| t <sub>co</sub>               | A                        | Clock to Output Delay                                         | 2         | 7    | 2         | 10   | 2    | 11   | 2         | 12   | ns    |
| t <sub>cf</sub> <sup>2</sup>  | —                        | Clock to Feedback Delay                                       | —         | 6    | —         | 8    | —    | 9    | —         | 10   | ns    |
| t <sub>su</sub>               | —                        | Setup Time, Input or Fdbk before Clk↑                         | 7.5       | —    | 12        | —    | 13   | —    | 15        | —    | ns    |
| t <sub>h</sub>                | —                        | Hold Time, Input or Fdbk after Clk↑                           | 0         | —    | 0         | —    | 0    | —    | 0         | —    | ns    |
| f <sub>max</sub> <sup>3</sup> | A                        | Maximum Clock Frequency with External Feedback, 1/(tsu + tco) | 66.7      | —    | 45.5      | —    | 41.6 | —    | 37        | —    | MHz   |
|                               | A                        | Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf) | 71.4      | —    | 50        | —    | 45.4 | —    | 40        | —    | MHz   |
|                               | A                        | Maximum Clock Frequency with No Feedback                      | 83.3      | —    | 62.5      | —    | 50   | —    | 41.6      | —    | MHz   |
| t <sub>wh</sub>               | —                        | Clock Pulse Duration, High                                    | 6         | —    | 8         | —    | 10   | —    | 12        | —    | ns    |
| t <sub>wl</sub>               | —                        | Clock Pulse Duration, Low                                     | 6         | —    | 8         | —    | 10   | —    | 12        | —    | ns    |
| t <sub>en</sub>               | B                        | Input or I/O to Output Enabled                                | 1         | 10   | —         | 15   | —    | 18   | —         | 20   | ns    |
|                               | B                        | OE to Output Enabled                                          | 1         | 10   | —         | 15   | —    | 18   | —         | 20   | ns    |
| t <sub>dis</sub>              | C                        | Input or I/O to Output Disabled                               | 1         | 10   | —         | 15   | —    | 18   | —         | 20   | ns    |
|                               | C                        | OE to Output Disabled                                         | 1         | 10   | —         | 15   | —    | 18   | —         | 20   | ns    |

1) Refer to **Switching Test Conditions** section.

2) Calculated from **f<sub>max</sub>** with internal feedback. Refer to **f<sub>max</sub> Descriptions** section.


3) Refer to **f<sub>max</sub> Descriptions** section. Characterized but not 100% tested.

## Capacitance (T<sub>A</sub> = 25°C, f = 1.0 MHz)


| SYMBOL           | PARAMETER         | MAXIMUM* | UNITS | TEST CONDITIONS                                 |
|------------------|-------------------|----------|-------|-------------------------------------------------|
| C <sub>I</sub>   | Input Capacitance | 8        | pF    | V <sub>CC</sub> = 5.0V, V <sub>I</sub> = 2.0V   |
| C <sub>I/O</sub> | I/O Capacitance   | 8        | pF    | V <sub>CC</sub> = 5.0V, V <sub>I/O</sub> = 2.0V |

\*Characterized but not 100% tested.


**Switching Waveforms**




**Combinatorial Output**




**Registered Output**




**Input or I/O to Output Enable/Disable**



**OE to Output Enable/Disable**




**Clock Width**




**f<sub>max</sub> with Feedback**


## fmax Descriptions



**Note:** fmax with external feedback is calculated from measured  $t_{su}$  and  $t_{co}$ .



**Note:** fmax with no feedback may be less than  $1/(t_{wh} + t_{wl})$ . This is to allow for a clock duty cycle of other than 50%.



**Note:**  $t_{cf}$  is a calculated value, derived by subtracting  $t_{su}$  from the period of fmax w/internal feedback ( $t_{cf} = 1/f_{max} - t_{su}$ ). The value of  $t_{cf}$  is used primarily when calculating the delay from clocking a register to a combinational output (through registered feedback), as shown above. For example, the timing from clock to a combinational output is equal to  $t_{cf} + t_{pd}$ .

## Switching Test Conditions


| Input Pulse Levels             |                          | GND to 3.0V         |
|--------------------------------|--------------------------|---------------------|
| Input Rise and Fall Times      | GAL16V8D-10 (and slower) | 2 – 3ns 10% – 90%   |
|                                | GAL16V8D-3/-5/-7         | 1.5ns 10% – 90%     |
| Input Timing Reference Levels  |                          | 1.5V                |
| Output Timing Reference Levels |                          | 1.5V                |
| Output Load                    |                          | See figure at right |

3-state levels are measured 0.5V from steady-state active level.

Table 2-0003/16V8

**GAL16V8D (except -3) Output Load Conditions (see figure above)**

| Test Condition | R <sub>1</sub> | R <sub>2</sub> | C <sub>L</sub> |
|----------------|----------------|----------------|----------------|
| A              | 200Ω           | 390Ω           | 50pF           |
| B              | ∞              | 390Ω           | 50pF           |
|                |                |                |                |
| C              | 200Ω           | 390Ω           | 5pF            |
|                |                |                |                |




\*C<sub>L</sub> INCLUDES TEST FIXTURE AND PROBE CAPACITANCE

## Switching Test Conditions (Continued)

GAL16V8D-3 Output Load Conditions (see figure at right)

| Test Condition |                               | R <sub>1</sub> | C <sub>L</sub> |
|----------------|-------------------------------|----------------|----------------|
| A              |                               | 50Ω            | 35pF           |
| B              | High Z to Active High at 1.9V | 50Ω            | 35pF           |
|                | High Z to Active Low at 1.0V  | 50Ω            | 35pF           |
| C              | Active High to High Z at 1.9V | 50Ω            | 35pF           |
|                | Active Low to High Z at 1.0V  | 50Ω            | 35pF           |



\*C<sub>L</sub> includes test fixture and probe capacitance.

## Electronic Signature

An electronic signature is provided in every GAL16V8 device. It contains 64 bits of reprogrammable memory that can contain user defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

NOTE: The electronic signature is included in checksum calculations. Changing the electronic signature will alter the checksum.

## Security Cell

A security cell is provided in the GAL16V8 devices to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

## Latch-Up Protection

GAL16V8 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias minimizes the potential of latch-up caused by negative input undershoots. Additionally, outputs are designed with n-channel pull-ups instead of the traditional p-channel pull-ups in order to eliminate latch-up due to output overshoots.

## Device Programming

GAL devices are programmed using a Lattice Semiconductor-approved Logic Programmer, available from a number of manufacturers. Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.

## Output Register Preload

When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because, in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.


GAL16V8 devices include circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing text vectors perform output register preload automatically.

## Input Buffers


GAL16V8 devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.

The GAL16V8 input and I/O pins have built-in active pull-ups. As a result, unused inputs and I/O's will float to a TTL "high" (logical "1"). Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to another active input, V<sub>CC</sub>, or Ground. Doing this will tend to improve noise immunity and reduce I<sub>CC</sub> for the device.

### Typical Input Pull-up Characteristic




## Power-Up Reset













Circuitry within the GAL16V8 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time ( $t_{pr}$ , 1  $\mu$ s MAX). As a result, the state on the registered output pins (if they are enabled) will always be high on power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. Because of the asynchronous nature of system power-up, some

conditions must be met to provide a valid power-up reset of the device. First, the  $V_{CC}$  rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of  $t_{pr}$  time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.


## Input/Output Equivalent Schematics




**GAL16V8D-3/-5/-7 (IND PLCC): Typical AC and DC Characteristic Diagrams**











**GAL16V8D-3/-5/-7 (IND PLCC): Typical AC and DC Characteristic Diagrams**




**GAL16V8D-7 (Except IND PLCC)/-10L: Typical AC and DC Characteristic Diagrams**



**GAL16V8D-7 (Except IND PLCC)/-10L: Typical AC and DC Characteristic Diagrams**



**GAL16V8D-10Q (and Slower): Typical AC and DC Characteristic Diagrams**



**Revision History**

| Date        | Version | Change Summary                         |
|-------------|---------|----------------------------------------|
| -           | 16v8_10 | Previous Lattice release.              |
| August 2006 | 16v8_11 | Updated for lead-free package options. |

ALL DEVICES  
DISCONTINUED