

Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

### Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

#### What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application enacific microcontrollars are angineered to

#### Details


Details	
Product Status	Obsolete
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (16kB)
Controller Series	CY8C20xx7/S
RAM Size	2K x 8
Interface	I <sup>2</sup> C, SPI
Number of I/O	20
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	24-UFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20347s-24lqxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Logic Block Diagram







# **Designing with PSoC Designer**

The PSoC development process can be summarized in the following four steps:

- 1. Select User Modules
- 2. Configure User Modules
- 3. Organize and Connect
- 4. Generate and Verify

### Select Components

PSoC Designer provides a library of pre-built, pre-tested hardware peripheral components called "user modules". User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure Components**

Each of the User Modules you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the User Module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

### **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.




# **Pinouts**

The CY8C20x37/47/67/S PSoC device is available in a variety of packages, which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog bus. However, V<sub>SS</sub>, V<sub>DD</sub>, and XRES are not capable of digital I/O.

## 16-pin SOIC (10 Sensing Inputs)

Pin	Ту	pe	Name	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P0[3]	Integrating Input
2	I/O	I	P0[1]	Integrating Input
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	I	P1[7]	I2C SCL, SPI SS
6	I/O	I	P1[5]	I2C SDA, SPI MISO
7	I/O	I	P1[3]	
8	I/O	I	P1[1]	ISSP CLK <sup>[4]</sup> , I <sup>2</sup> C SCL, SPI MOSI
9	Po	wer	V <sub>SS</sub>	Ground connection <sup>[7]</sup>
10	I/O	I	P1[0]	ISSP DATA <sup>[4]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[5]</sup>
11	I/O	I	P1[2]	Driven Shield Output (optional)
12	I/O	I	P1[4]	Optional external clock (EXTCLK)
13	INF	PUT	XRES	Active high external reset with internal pull-down <sup>[6]</sup>
14	I/O	I	P0[4]	
15	Po	wer	V <sub>DD</sub>	Supply voltage
16	I/O	I	P0[7]	

### Table 1. Pin Definitions – CY8C20237-24SXI, CY8C20247/S-24SXI <sup>[3]</sup>



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

 Notes
 13 GPIOs = 10 pins for capacitive sensing+2 pins for I<sup>2</sup>C + 1 pin for modulator capacitor.
 On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use character area in the provide the state. alternate pins if you encounter issues.

5. Alternate SPI clock.

The internal pull down is 5KOhm. 6.

<sup>7.</sup> All VSS pins should be brought out to one common GND plane.



P2[4], AI

P2[2], AI

P2[0], AI

P4[2], AI

P4[0], Al

P3[2], Al

P3[0], AI

XRES

24

23

22

21

20

19

18

# 32-pin QFN (25 Sensing Inputs)<sup>[25]</sup> Table 5. Pin Definitions - CY8C20437, CY8C20447/S, CY8C20467/S [26]

Pin	Ту	/pe	Nama	Description		
No.	Digital	Analog	Name	Description		
1	IOH	I	P0[1]	Integrating input		
2	I/O	I	P2[5]	Crystal output (XOut)		
3	I/O	I	P2[3]	Crystal input (XIn)		
4	I/O	I	P2[1]			
5	I/O	I	P4[3]			
6	I/O	I	P3[3]			
7	I/O	I	P3[1]			
8	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS		
9	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO		
10	IOHR	I	P1[3]	SPI CLK.		
11	IOHR	I	P1[1]	ISSP CLK <sup>[27]</sup> , I <sup>2</sup> C SCL, SPI MOSI.		
12	Po	wer	V <sub>SS</sub>	Ground connection <sup>[30]</sup>		
13	IOHR	I	P1[0]	ISSP DATA <sup>[27]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[28]</sup>		
14	IOHR		P1[2]	Driven Shield Output (optional)		
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)		
16	IOHR	I	P1[6]			
17	In	put	XRES	Active high external reset with internal pull-down <sup>[29]</sup>		
18	I/O	I	P3[0]			
19	I/O	I	P3[2]			
20	I/O	I	P4[0]			
21	I/O	I	P4[2]			
22	I/O	I	P2[0]			
23	I/O	I	P2[2]	Driven Shield Output (optional)		
24	I/O	I	P2[4]	Driven Shield Output (optional)		
25	IOH		P0[0]	Driven Shield Output (optional)		
26	IOH		P0[2]	Driven Shield Output (optional)		
27	IOH	I	P0[4]			
28	IOH		P0[6]			
29	Po	wer	V <sub>DD</sub>			
30	IOH	I	P0[7]			
31	IOH	I	P0[3]	Integrating input		
32	Po	wer	V <sub>SS</sub>	Ground connection <sup>[30]</sup>		
СР	Po	wer	V <sub>SS</sub>	Center pad must be connected to ground		

Figure 6. CY8C20437, CY8C20447/S, CY8C20467/S Device

1

2

4

**6** 

7

AI, 12C SDA, SPI MISO, P 1[5] AI, SPI CLK, P1[3] AI,ISSP CLK, I2C SCL, SPI MOSI, P1[1]

AI, P0[1]

Al , XIn, P2[3] 🗖 3

AI, P3[3]

AI, P3[1]

AI, P2[1]

AI, P4[3] 🗖 5

AI, XOut, P2[5]

AI, I2C SCL, SPI SS,P1[7]

ਵ ਵ

ৰ ৰ ৰ ৰ

Vss Po[3], Po[7], V<sub>DD</sub> Po[6], Po[4], Po[2], Po[0], 

QFN

(Top View)

Vss Vss Uss A, P1[2]

ISSP DATA , I2C SDA,

Ā

, P 1[4]

ĒX

Ę

P 1[6] CLK, Ę

п. 

**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

#### Notes

25. The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal. 26.28 GPIOs = 25 pins for capacitive sensing+2 pins for  $l^2C + 1$  pin for modulator capacitor.

 On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the l<sup>2</sup>C bus. Use alternate pins if you encounter issues.

28. Alternate SPI clock.


29. The internal pull down is 5KOhm.

<sup>30.</sup> All VSS pins should be brought out to one common GND plane.



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C20x37/47/67/S PSoC devices. For the latest electrical specifications, confirm that you have the most recent datasheet by visiting the web at http://www.cypress.com/psoc.



# Figure 8. Voltage versus CPU Frequency

# Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

### Table 7. Absolute Maximum Ratings

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>STG</sub>	Storage temperature	uration storage temperatures above 85 °C egrades reliability.		+125	°C	
V <sub>DD</sub>	Supply voltage relative to $V_{SS}$	-	-0.5	-	+6.0	V
V <sub>IO</sub>	DC input voltage	-	$V_{SS} - 0.5$	-	V <sub>DD</sub> + 0.5	V
V <sub>IOZ</sub>	DC voltage applied to tristate	-	$V_{\rm SS}-0.5$	-	V <sub>DD</sub> + 0.5	V
I <sub>MIO</sub>	Maximum current into any port pin	-	-25	-	+50	mA
ESD	Electro static discharge voltage	Human body model ESD	2000	-	-	V
LU	Latch up current	In accordance with JESD78 standard	_		200	mA

## **Operating Temperature**

## Table 8. Operating Temperature

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Ambient temperature	-	-40	-	+85	°C
T <sub>C</sub>	Commercial temperature range	-	0		70	°C
ТJ	Operational die temperature	The temperature rise from ambient to junction is package specific. See the Thermal Imped- ances on page 30. The user must limit the power consumption to comply with this requirement.	-40	_	+100	°C



# Table 11. 2.4 V to 3.0 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor	-	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 pins	$I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	_	_	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 Pins	I <sub>OH</sub> = 0.2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.40	_	-	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	$I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20 –		_	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.50	_	_	V
V <sub>OH5A</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	$I_{OH}$ < 10 $\mu$ A, $V_{DD}$ > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V <sub>OH6A</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.20 –		-	V
V <sub>OL</sub>	Low output voltage	$I_{OL}$ = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	_	_	0.75	V
V <sub>IL</sub>	Input low voltage	-	-	-	0.72	V
V <sub>IH</sub>	Input high voltage	-	V <sub>DD</sub> × 0.65	_	V <sub>DD</sub> + 0.7	V
V <sub>H</sub>	Input hysteresis voltage	-	-	80	-	mV
I <sub>IL</sub>	Input leakage (absolute value)		_	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF
V <sub>ILLVT2.5</sub>	Input Low Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.7	V	_	
V <sub>IHLVT2.5</sub>	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.2		_	V

Symbol	Description	Conditions	Min	Тур	Мах	Units
R <sub>PU</sub>	Pull-up resistor	_	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 pins	I <sub>OH</sub> = 10 μA, maximum of 10 mA source current in all I/Os			_	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 pins	I <sub>OH</sub> = 0.5 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	_	_	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	$I_{OH}$ = 100 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	_	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	_	_	V



# Table 12. 1.71 V to 2.4 V DC GPIO Specifications (continued)

Symbol	Description Conditions		Min	Тур	Max	Units
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	nple, – – 0.40 nple,		0.40	V
V <sub>IL</sub>	Input low voltage	-	-	-	$0.30 \times V_{DD}$	V
V <sub>IH</sub>	Input high voltage	-	0.65 × V <sub>DD</sub>	-	-	V
V <sub>H</sub>	Input hysteresis voltage	-	-	80	-	mV
IIL	Input leakage (absolute value)	-	-	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent temp = 25 °C	0.50	1.70	7	pF

### Table 13. GPIO Current Sink and Source Specifications

Supply Voltage	Mode	Port 0/1 per I/O (max)	Port 2/3/4 per I/O (max)	Total Current Even Pins (max)	Total Current Odd Pins (max)	Units
1.71–2.4	Sink	5	5	20	30	mA
1.71-2.4	Source	2	0.5	10 <sup>[45]</sup>		mA
2.4–3.0	Sink	10	10	30	30	mA
2.4-3.0	Source	2	0.2	10	[45]	mA
3.0-5.0	Sink	25	25	60	60	mA
3.0-5.0	Source	5	1	20 <sup>[45]</sup>		mA

## **DC Analog Mux Bus Specifications**

Table 14 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 14. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
ROW	Switch resistance to common analog bus	_	_	-	800	Ω
	Resistance of initialization switch to $V_{SS}$	_	_	-	800	Ω

The maximum pin voltage for measuring  $\rm R_{SW}$  and  $\rm R_{GND}$  is 1.8 V

# **DC Low Power Comparator Specifications**

Table 15 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

## Table 15. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>LPC</sub>	Low power comparator (LPC) common mode	Maximum voltage limited to $V_{DD}$	0.2	-	1.8	V
I <sub>LPC</sub>	LPC supply current	-	-	10	80	μA
V <sub>OSLPC</sub>	LPC voltage offset	_	_	2.5	30	mV



## **Comparator User Module Electrical Specifications**

Table 16 lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: –40 °C  $\leq$  TA  $\leq$  85 °C, 1.71 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V.

Table 16. Comparator User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>COMP</sub>	Comparator response time	50 mV overdrive	-	70	100	ns
Offset	_	Valid from 0.2 V to 1.5 V	-	2.5	30	mV
Current	-	Average DC current, 50 mV overdrive	-	20	80	μA
PSRR	Supply voltage > 2 V	Power supply rejection ratio	-	80	-	dB
FORN	Supply voltage < 2 V	Power supply rejection ratio	-	40	-	dB
Input range	-	-	0.2		1.5	V

# ADC Electrical Specifications

### Table 17. ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input						
V <sub>IN</sub>	Input voltage range	_	0	_	VREFADC	V
C <sub>IIN</sub>	Input capacitance	-	-	-	5	pF
R <sub>IN</sub>	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference	•	•				
V <sub>REFADC</sub>	ADC reference voltage	_	1.14	_	1.26	V
<b>Conversion Rate</b>	; 				1	1
F <sub>CLK</sub>	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 21 for accuracy	2.25	_	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2^Resolution/Data Clock)	_	23.43	_	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2^resolution/data clock)	_	5.85	_	ksps
DC Accuracy					•	
RES	Resolution	Can be set to 8, 9, or 10 bit	8	-	10	bits
DNL	Differential nonlinearity	-	-1	-	+2	LSB
INL	Integral nonlinearity	-	-2	-	+2	LSB
L L	Offset error	8-bit resolution	0	3.20	19.20	LSB
E <sub>OFFSET</sub>	Oliset en ol	10-bit resolution	0	12.80	76.80	LSB
E <sub>GAIN</sub>	Gain error	For any resolution	-5	-	+5	%FSR
Power		•	•	•		•
I <sub>ADC</sub>	Operating current	-	-	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V <sub>DD</sub> > 3.0 V)	-	24	-	dB
		PSRR (V <sub>DD</sub> < 3.0 V)	-	30	-	dB



# **DC POR and LVD Specifications**

Table 18 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 18. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>POR0</sub>	1.66 V selected in PSoC Designer		1.61	1.66	1.71	V
V <sub>POR1</sub>	2.36 V selected in PSoC Designer	V <sub>DD</sub> must be greater than or equal to 1.71 V during startup, reset from the XRES pin, or	-	2.36	2.41	V
V <sub>POR2</sub>	2.60 V selected in PSoC Designer	reset from watchdog.	-	2.60	2.66	V
V <sub>POR3</sub>	2.82 V selected in PSoC Designer	C C	-	2.82	2.95	V
V <sub>LVD0</sub>	2.45 V selected in PSoC Designer		2.40	2.45	2.51	V
V <sub>LVD1</sub>	2.71 V selected in PSoC Designer		2.64 <sup>[46]</sup>	2.71	2.78	V
V <sub>LVD2</sub>	2.92 V selected in PSoC Designer		2.85 <sup>[47]</sup>	2.92	2.99	V
V <sub>LVD3</sub>	3.02 V selected in PSoC Designer		2.95 <sup>[48]</sup>	3.02	3.09	V
V <sub>LVD4</sub>	3.13 V selected in PSoC Designer	_	3.06	3.13	3.20	V
V <sub>LVD5</sub>	1.90 V selected in PSoC Designer		1.84	1.90	2.32	V
V <sub>LVD6</sub>	1.80 V selected in PSoC Designer		1.75 <sup>[49]</sup>	1.80	1.84	V
V <sub>LVD7</sub>	4.73 V selected in PSoC Designer		4.62	4.73	4.83	V

## **DC Programming Specifications**

Table 19 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### **Table 19. DC Programming Specifications**

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DDIWRITE</sub>	Supply voltage for flash write operations	-	1.71	-	5.25	V
I <sub>DDP</sub>	Supply current during programming or verify	-	_	5	25	mA
V <sub>ILP</sub>	Input low voltage during programming or verify	See appropriate "DC GPIO Specifica- tions" on page 15	_	-	V <sub>IL</sub>	V
V <sub>IHP</sub>	Input high voltage during programming or verify	See appropriate "DC GPIO Specifica- tions" on page 15	V <sub>IH</sub>	-	-	V
I <sub>ILP</sub>	Input current when Applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	0.2	mA
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	-	1.5	mA
V <sub>OLP</sub>	Output low voltage during programming or verify	-	_	-	V <sub>SS</sub> + 0.75	V
V <sub>OHP</sub>	Output high voltage during programming or verify	See appropriate "DC GPIO Specifica- tions" on page 15. For $V_{DD}$ > 3V use $V_{OH4}$ in Table 10 on page 15.	V <sub>OH</sub>	-	V <sub>DD</sub>	v
Flash <sub>ENPB</sub>	Flash write endurance	Erase/write cycles per block	50,000	-	-	-
Flash <sub>DR</sub>	Flash data retention	Following maximum Flash write cycles; ambient temperature of 55 °C	20	-	-	Years

### Notes

- 46. Always greater than 50 mV above V<sub>PPOR1</sub> voltage for falling supply. 47. Always greater than 50 mV above V<sub>PPOR2</sub> voltage for falling supply. 48. Always greater than 50 mV above V<sub>PPOR3</sub> voltage for falling supply. 49. Always greater than 50 mV above V<sub>PPOR0</sub> voltage for falling supply.





# **AC Chip-Level Specifications**

Table 24 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

## Table 24. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>IMO24</sub>	IMO frequency at 24 MHz Setting	-	22.8	24	25.2	MHz
F <sub>IMO12</sub>	IMO frequency at 12 MHz setting	-	11.4	12	12.6	MHz
F <sub>IMO6</sub>	IMO frequency at 6 MHz setting	-	5.7	6.0	6.3	MHz
F <sub>CPU</sub>	CPU frequency	-	0.75	_	25.20	MHz
F <sub>32K1</sub>	ILO frequency	-	15	32	50	kHz
F <sub>32K_U</sub>	ILO untrimmed frequency	-	-	32	-	kHz
DC <sub>IMO</sub>	Duty cycle of IMO	-	40	50	60	%
DC <sub>ILO</sub>	ILO duty cycle	-	40	50	60	%
SR <sub>POWER_UP</sub>	Power supply slew rate	V <sub>DD</sub> slew rate during power-up	-	_	250	V/ms
t <sub>XRST</sub>	External reset pulse width at power-up	After supply voltage is valid	1	_	-	ms
t <sub>XRST2</sub>	External reset pulse width after power-up <sup>[52]</sup>	Applies after part has booted	10	_	-	μS
	6 MHz IMO cycle-to-cycle jitter (RMS)	-	-	0.7	6.7	ns
	6 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	-	_	4.3	29.3	ns
	6 MHz IMO period jitter (RMS)	-	-	0.7	3.3	ns
	12 MHz IMO cycle-to-cycle jitter (RMS)	-	_	0.5	5.2	ns
t <sub>JIT_IMO</sub> <sup>[53]</sup>	12 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	-		2.3	5.6	ns
	12 MHz IMO period jitter (RMS)	-	_	0.4	2.6	ns
	24 MHz IMO cycle-to-cycle jitter (RMS)	-	_	1.0	8.7	ns
	24 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	-	_	1.4	6.0	ns
	24 MHz IMO period jitter (RMS)	-	-	0.6	4.0	ns

Note 52. The minimum required XRES pulse length is longer when programming the device (see Table 28 on page 23). 53. See the Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.




# AC General Purpose I/O Specifications

Table 25 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

## Table 25. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Faria	GPIO operating frequency	Normal strong mode Port 0, 1	0	-	6 MHz for 1.71 V <v<sub>DD &lt; 2.40 V</v<sub>	MHz
F <sub>GPIO</sub>			0	-	12 MHz for 2.40 V < V <sub>DD</sub> < 5.50 V	MHz
t <sub>RISE23</sub>	Rise time, strong mode, Cload = 50 pF Ports 2 or 3	V <sub>DD</sub> = 3.0 to 3.6 V, 10% to 90%	15	-	80	ns
t <sub>RISE23L</sub>	Rise time, strong mode low supply, Cload = 50 pF, Ports 2 or 3	V <sub>DD</sub> = 1.71 to 3.0 V, 10% to 90%	15	-	80	ns
t <sub>RISE01</sub>	Rise time, strong mode, Cload = 50 pF Ports 0 or 1	V <sub>DD</sub> = 3.0 to 3.6 V, 10% to 90% LDO enabled or disabled	10	-	50	ns
t <sub>RISE01L</sub>	Rise time, strong mode low supply, Cload = 50 pF, Ports 0 or 1	V <sub>DD</sub> = 1.71 to 3.0 V, 10% to 90% LDO enabled or disabled	10	-	80	ns
t <sub>FALL</sub>	Fall time, strong mode, Cload = 50 pF all ports	V <sub>DD</sub> = 3.0 to 3.6 V, 10% to 90%	10	_	50	ns
t <sub>FALLL</sub>	Fall time, strong mode low supply, Cload = 50 pF, all ports	V <sub>DD</sub> = 1.71 to 3.0 V, 10% to 90%	10	-	70	ns

### Figure 9. GPIO Timing Diagram



# **AC Comparator Specifications**

Table 26 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

## Table 26. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>LPC</sub>	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage.	-	-	100	ns

## **AC External Clock Specifications**

Table 27 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 27.	AC External Clock Specification	ons
-----------	---------------------------------	-----

Symbol	Description	Conditions	Min	Тур	Max	Units
	Frequency (external oscillator frequency)	_	0.75	-	25.20	MHz
FOSCEXT	High period	_	20.60	_	5300	ns
	Low period	_	20.60	-	-	ns
	Power-up IMO to switch	_	150	-	-	μS




# AC I<sup>2</sup>C Specifications

Table 29 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 29. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Symbol	Description		Standard Mode		Fast Mode	
-		Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	-	0.6	-	μs
t <sub>LOW</sub>	LOW period of the SCL clock	4.7	-	1.3	-	μs
t <sub>HIGH</sub>	HIGH Period of the SCL clock	4.0	-	0.6	-	μs
t <sub>SU;STA</sub>	Setup time for a repeated START condition	4.7	-	0.6	-	μs
t <sub>HD;DAT</sub> <sup>[55]</sup>	Data hold time	20	3.45	20	0.90	μs
t <sub>SU;DAT</sub>	Data setup time	250	-	100 <sup>[56]</sup>	-	ns
t <sub>SU;STO</sub>	Setup time for STOP condition	4.0	-	0.6	-	μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7	-	1.3	—	μs
t <sub>SP</sub>	Pulse width of spikes are suppressed by the input filter	_	_	0	50	ns





#### Notes

55. Errata: To wake up from sleep using I2C hardware address match event, I2C interface needs 20 ns hold time on SDA line with respect to falling edge of SCL. For more information see item #5 in the "Errata" on page 37.
 56. A Fast-Mode I<sup>2</sup>C-bus device can be used in a standard mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.



# Table 30. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	$\begin{array}{l} V_{DD} \geq 2.4 \ V \\ V_{DD} < 2.4 \ V \end{array}$			6 3	MHz MHz
DC	SCLK duty cycle	-	-	50	-	%
t <sub>SETUP</sub>	MISO to SCLK setup time	$\begin{array}{l} V_{DD} \geq 2.4 \ V \\ V_{DD} < 2.4 \ V \end{array}$	60 100			ns ns
t <sub>HOLD</sub>	SCLK to MISO hold time	-	40	-	-	ns
t <sub>OUT_VAL</sub>	SCLK to MOSI valid time	-	-	-	40	ns
t <sub>OUT_H</sub>	MOSI high time	-	40	-	_	ns

Figure 12. SPI Master Mode 0 and 2






Figure 13. SPI Master Mode 1 and 3





### Figure 20. 48-Pin (6 × 6 × 0.6 mm) QFN



### **Important Notes**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



# **Thermal Impedances**

# Table 32. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[57]</sup>
16-pin SOIC	95 °C/W
16-pin QFN	33 °C/W
24-pin QFN <sup>[58]</sup>	21 °C/W
32-pin QFN <sup>[58]</sup>	20 °C/W
48-pin QFN <sup>[58]</sup>	18 °C/W
30-ball WLCSP	54 °C/W

### **Capacitance on Crystal Pins**

### Table 33. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32-Pin QFN	3.2 pF
48-Pin QFN	3.3 pF

## **Solder Reflow Peak Temperature**

Table 34 shows the solder reflow temperature limits that must not be exceeded.

# Table 34. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature (T <sub>C</sub> )	Maximum Time above T <sub>C</sub> – 5 °C
16-pin SOIC	260 °C	30 seconds
16-pin QFN	260 °C	30 seconds
24-pin QFN	260 °C	30 seconds
32-pin QFN	260 °C	30 seconds
48-pin QFN	260 °C	30 seconds
30-ball WLCSP	260 °C	30 seconds

57.  $T_J = T_A + Power \times \theta_{JA}$ . 58. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.



# **Development Tool Selection**

### Software

#### PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is a Microsoft<sup>®</sup> Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, in-system programming support, and built-in support for thirdparty assemblers and C compilers. PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family. PSoC Designer is available free of charge at

http://www.cypress.com/psocdesigner and includes a free C compiler.

#### PSoC Designer Software Subsystems

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### PSoC Programmer

PSoC Programmer is flexible enough and is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube in-circuit Emulator and PSoC MiniProg. PSoC programmer is available free of cost at

http://www.cypress.com/psocprogrammer.

### **Development Kits**

All development kits are sold at the Cypress Online Store.

### **Evaluation Tools**

All evaluation tools are sold at the Cypress Online Store.

#### CY3210-MiniProg1

The CY3210-MiniProg1 kit allows you to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- 28-pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- Two 28-pin CY8C29466-24PXI PDIP PSoC device samples
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable



# **Ordering Information**

Table 35 lists the CY8C20x37/47/67/S PSoC devices' key package features and ordering codes.

Table 35. PSoC Device Key Features and Ordering Information

Ordering Code	Package	Flash (Bytes)	SRAM (Bytes)	CapSense Sensors	Digital I/O Pins	Analog Inputs <sup>[59]</sup>	XRES Pin	ADC
CY8C20237-24SXI	16-pin SOIC	8 K	1 K	10	13	13	Yes	Yes
CY8C20247S-24SXI	16-pin SOIC	16 K	2 K	10	13	13	Yes	Yes
CY8C20237-24LKXI	16-pin QFN	8 K	1 K	10	13	13	Yes	Yes
CY8C20237-24LKXIT	16-pin QFN (Tape and Reel)	8 K	1 K	10	13	13	Yes	Yes
CY8C20247S-24LKXI	16-pin QFN	16 K	2 K	10	13	13	Yes	Yes
CY8C20247S-24LKXIT	16-pin QFN (Tape and Reel)	16 K	2 K	10	13	13	Yes	Yes
CY8C20337-24LQXI	24-pin QFN	8 K	1 K	16	19	19	Yes	Yes
CY8C20337-24LQXIT	24-pin QFN (Tape and Reel)	8 K	1 K	16	19	19	Yes	Yes
CY8C20347-24LQXI	24-pin QFN	16 K	2 K	16	19	19	Yes	Yes
CY8C20347-24LQXIT	24-pin QFN (Tape and Reel)	16 K	2 K	16	19	19	Yes	Yes
CY8C20347S-24LQXI	24-pin QFN	16 K	2 K	16	19	19	Yes	Yes
CY8C20347S-24LQXIT	24-pin QFN (Tape and Reel)	16 K	2 K	16	19	19	Yes	Yes
CY8C20437-24LQXI	32-pin QFN	8 K	1 K	25	28	28	Yes	Yes
CY8C20437-24LQXIT	32-pin QFN (Tape and Reel)	8 K	1 K	25	28	28	Yes	Yes
CY8C20447-24LQXI	32-pin QFN	16 K	2 K	25	28	28	Yes	Yes
CY8C20447-24LQXIT	32-pin QFN (Tape and Reel)	16 K	2 K	25	28	28	Yes	Yes
CY8C20447S-24LQXI	32-pin QFN	16 K	2 K	25	28	28	Yes	Yes
CY8C20447S-24LQXIT	32-pin QFN (Tape and Reel)	16 K	2 K	25	28	28	Yes	Yes
CY8C20467-24LQXI	32-pin QFN	32 K	2 K	25	28	28	Yes	Yes
CY8C20467-24LQXIT	32-pin QFN (Tape and Reel)	32 K	2 K	25	28	28	Yes	Yes
CY8C20467S-24LQXI	32-pin QFN	32 K	2 K	25	28	28	Yes	Yes
CY8C20467S-24LQXIT	32-pin QFN (Tape and Reel)	32 K	2 K	25	28	28	Yes	Yes
CY8C20637-24LQXI	48-pin QFN	8 K	1 K	31	34	34	Yes	Yes
CY8C20637-24LQXIT	48-pin QFN (Tape and Reel)	8 K	1 K	31	34	34	Yes	Yes
CY8C20647-24LQXI	48-pin QFN	16 K	2 K	31	34	34	Yes	Yes
CY8C20647-24LQXIT	48-pin QFN (Tape and Reel)	16 K	2 K	31	34	34	Yes	Yes
CY8C20647S-24LQXI	48-pin QFN	16 K	2 K	31	34	34	Yes	Yes
CY8C20647S-24LQXIT	48-pin QFN (Tape and Reel)	16 K	2 K	31	34	34	Yes	Yes
CY8C20667-24LQXI	48-pin QFN	32 K	2 K	31	34	34	Yes	Yes
CY8C20667-24LQXIT	48-pin QFN (Tape and Reel)	32 K	2 K	31	34	34	Yes	Yes
CY8C20667S-24LQXI	48-pin QFN	32 K	2 K	31	34	34	Yes	Yes
CY8C20667S-24LQXIT	48-pin QFN (Tape and Reel)	32 K	2 K	31	34	34	Yes	Yes

Note 59. Dual-function Digital I/O Pins also connect to the common analog mux.



# **Numeric Naming**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

# Glossary

Crosspoint connection	Connection between any GPIO combination via analog multiplexer bus.
Differential non linearity	Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step.
Hold time	Hold time is the time following a clock event during which the data input to a latch or flip- flop must remain stable in order to guarantee that the latched data is correct.
l <sup>2</sup> C	It is a serial multi-master bus used to connect low speed peripherals to MCU.
Integral nonlinearity	It is a term describing the maximum deviation between the ideal output of a DAC/ADC and the actual output level.
Latch-up current	Current at which the latch-up test is conducted according to JESD78 standard (at 125 degree Celsius)
Power supply rejection ratio (PSRR)	The PSRR is defined as the ratio of the change in supply voltage to the corresponding change in output voltage of the device.
Scan	The conversion of all sensor capacitances to digital values.
Setup time	Period required to prepare a device, machine, process, or system for it to be ready to function.
Signal-to-noise ratio	The ratio between a capacitive finger signal and system noise.
SPI	Serial peripheral interface is a synchronous serial data link standard.



# **Errata**

This section describes the errata for the CY8C20xx7/S family. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

## CY8C20xx7/S Qualification Status

Product Status: Production released.

### CY8C20xx7/S Errata Summary

The following Errata items apply to the CY8C20xx7/S datasheet 001-69257.

#### 1. DoubleTimer0 ISR

#### ■Problem Definition

When programmable timer 0 is used in "one-shot" mode by setting bit 1 of register 0,B0h (PT0\_CFG), and the timer interrupt is used to wake the device from sleep, the interrupt service routine (ISR) may be executed twice.

#### ■Parameters Affected

No datasheet parameters are affected.

#### ■Trigger Condition(S)

Triggered by enabling one-shot mode in the timer, and using the timer to wake from sleep mode.

#### ■Scope of Impact

The ISR may be executed twice.

#### Workaround

In the ISR, firmware should clear the one-shot bit with a statement such as "and reg[B0h], FDh"

## ■Fix Status

Will not be fixed

### ■Changes

None

#### 2. Missed GPIO Interrupt

#### Problem Definition

When in sleep mode, if a GPIO interrupt happens simultaneously with a Timer0 or Sleep Timer interrupt, the GPIO interrupt may be missed, and the corresponding GPIO ISR not run.

### ■Parameters Affected

No datasheet parameters are affected.

### ■Trigger Condition(S)

Triggered by enabling sleep mode, then having GPIO interrupt occur simultaneously with a Timer 0 or Sleep Timer interrupt.

#### ■Scope of Impact

The GPIO interrupt service routine will not be run.

#### ■Workaround

The system should be architected such that a missed GPIO interrupt may be detected. For example, if a GPIO is used to wake the system to perform some function, the system should detect if the function is not performed, and re-issue the GPIO interrupt. Alternatively, if a GPIO interrupt is required to wake the system, then firmware should disable the Sleep Timer and Timer0. Alternatively, the ISR's for Sleep Timer and Timer0 should manually check the state of the GPIO to determine if the host system has attempted to generate a GPIO interrupt.

### Fix Status

Will not be fixed

#### ■Changes

None



# Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

# **PSoC<sup>®</sup> Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2011-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-69257 Rev. \*O

Revised February 2, 2016

All products and company names mentioned in this document may be the trademarks of their respective holders.