

Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application charific microcontrollars are analyzared to

Details


Details	
Product Status	Active
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (8kB)
Controller Series	CY8C20xx7/S
RAM Size	1K x 8
Interface	I ² C, SPI
Number of I/O	29
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20437-24lqxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Logic Block Diagram





Additional System Resources

System resources provide additional capability, such as configurable I^2C slave, SPI master/slave communication interface, three 16-bit programmable timers, various system resets supported by the M8C low voltage detection and power-on reset. The merits of each system resource are listed here:

- The I²C slave/SPI master-slave module provides 50/100/ 400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I²C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- The I²C enhanced slave interface appears as a 32-byte RAM buffer to the external I²C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave does not stall the bus when receiving data bytes in active mode. For more details, refer to the I2CSBUF User Module datasheet.
- Low-voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced poweron reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

Getting Started

The quickest way to understand PSoC silicon is to read this datasheet and then use the PSoC Designer Integrated Development Environment (IDE). This datasheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the Technical Reference Manual for the CY8C20x37/ 47/67/S PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at www.cypress.com/psoc.

Application Notes/Design Guides

Application notes and design guides are an excellent introduction to the wide variety of possible PSoC designs. They are located at www.cypress.com/gocapsense. Select Application Notes under the Related Documentation tab.

Development Kits

PSoC Development Kits are available online from Cypress at www.cypress.com/shop and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark. See "Development Kits" on page 31.

Training

Free PSoC and CapSense technical training (on demand, webinars, and workshops) is available online at www.cypress.com/training. The training covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

Solutions Library

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at www.cypress.com/support. If you cannot find an answer to your question, create a technical support case or call technical support at 1-800-541-4736.




24-pin QFN (16 Sensing Inputs)^[14]

Table 3. Pin Definitions – CY8C20337, CY8C20347/S ^[15]

Pin	Ту	ре	Nama	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I ² C SCL, SPI SS
5	IOHR	I	P1[5]	I ² C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK ^[16] , I ² C SCL, SPI MOSI
8			NC	No connection
9	Po	wer	V _{SS}	Ground connection ^[19]
10	IOHR	I	P1[0]	ISSP DATA ^[16] , I ² C SDA, SPI CLK ^[17]
11	IOHR	I	P1[2]	Driven Shield Output (optional)
12	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
13	IOHR	I	P1[6]	
14	Inj	put	XRES	Active high external reset with internal pull-down ^[18]
15	I/O	I	P2[2]	Driven Shield Output (optional)
16	I/O	I	P2[4]	Driven Shield Output (optional)
17	IOH	I	P0[0]	Driven Shield Output (optional)
18	IOH	I	P0[2]	Driven Shield Output (optional)
19	IOH	I	P0[4]	
20	Po	wer	V_{DD}	Supply voltage
21	IOH	I	P0[7]	
22	IOH	I	P0[3]	Integrating input
23	Po	wer	V_{SS}	Ground connection ^[19]
24	IOH	I	P0[1]	Integrating input
СР	Po	wer	V_{SS}	Center pad must be connected to ground

Figure 4. CY8C20337, CY8C20347/S Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

- 14. The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal. 15. 19 GPIOs = 16 pins for capacitive sensing+2 pins for $I^2C + 1$ pin for modulator capacitor.
- 16. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter issues.

^{17.} Alternate SPI clock.

^{18.} The internal pull down is 5KOhm.

^{19.} All VSS pins should be brought out to one common GND plane.



P2[4], AI

P2[2], AI

P2[0], AI

P4[2], AI

P4[0], Al

P3[2], Al

P3[0], AI

XRES

24

23

22

21

20

19

18

32-pin QFN (25 Sensing Inputs)^[25] Table 5. Pin Definitions - CY8C20437, CY8C20447/S, CY8C20467/S [26]

Pin	Ту	/pe	Nama	Description
No.	Digital	Analog	Name	Description
1	IOH	I	P0[1]	Integrating input
2	I/O	I	P2[5]	Crystal output (XOut)
3	I/O	I	P2[3]	Crystal input (XIn)
4	I/O	I	P2[1]	
5	I/O	I	P4[3]	
6	I/O	I	P3[3]	
7	I/O	I	P3[1]	
8	IOHR	I	P1[7]	I ² C SCL, SPI SS
9	IOHR	I	P1[5]	I ² C SDA, SPI MISO
10	IOHR	I	P1[3]	SPI CLK.
11	IOHR	I	P1[1]	ISSP CLK ^[27] , I ² C SCL, SPI MOSI.
12	Po	wer	V _{SS}	Ground connection ^[30]
13	IOHR	I	P1[0]	ISSP DATA ^[27] , I ² C SDA, SPI CLK ^[28]
14	IOHR		P1[2]	Driven Shield Output (optional)
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	I	P1[6]	
17	In	put	XRES	Active high external reset with internal pull-down ^[29]
18	I/O	I	P3[0]	
19	I/O	I	P3[2]	
20	I/O	I	P4[0]	
21	I/O	I	P4[2]	
22	I/O	I	P2[0]	
23	I/O	I	P2[2]	Driven Shield Output (optional)
24	I/O	I	P2[4]	Driven Shield Output (optional)
25	IOH		P0[0]	Driven Shield Output (optional)
26	IOH		P0[2]	Driven Shield Output (optional)
27	IOH	I	P0[4]	
28	IOH		P0[6]	
29	Po	wer	V _{DD}	
30	IOH	I	P0[7]	
31	IOH	I	P0[3]	Integrating input
32	Po	wer	V _{SS}	Ground connection ^[30]
СР	Po	wer	V _{SS}	Center pad must be connected to ground

Figure 6. CY8C20437, CY8C20447/S, CY8C20467/S Device

1

2

4

6

7

AI, 12C SDA, SPI MISO, P 1[5] AI, SPI CLK, P1[3] AI, ISSP CLK, 12C SCL, SPI MOSI, P1[1]

AI, P0[1]

Al , XIn, P2[3] 🗖 3

AI, P3[3]

AI, P3[1]

AI, P2[1]

AI, P4[3] 🗖 5

AI, XOut, P2[5]

AI, I2C SCL, SPI SS,P1[7]

ਵ ਵ

ৰ ৰ ৰ ৰ

Vss Po[3], Po[7], V_{DD} Po[6], Po[4], Po[2], Po[0],

QFN

(Top View)

Vss Vss Uss A, P1[2]

ISSP DATA , I2C SDA,

Ā

, P 1[4]

ĒX

Ę

P 1[6] CLK, Ę

п.

LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

25. The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal. 26.28 GPIOs = 25 pins for capacitive sensing+2 pins for $l^2C + 1$ pin for modulator capacitor.

 On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the l²C bus. Use alternate pins if you encounter issues.

28. Alternate SPI clock.

29. The internal pull down is 5KOhm.

^{30.} All VSS pins should be brought out to one common GND plane.



48-pin QFN (31 Sensing Inputs)^[31] Table 6. Pin Definitions – CY8C20637, CY8C20647/S, CY8C20667/S [32]

Pin No.	Digital	Analog	Name	Description	Figure 7. CY8C20637, CY8C20647/S, CY8C20667/S Device IV C C C C C C C C C C C C C C C C C C C				
					-				
1	1/0		NC	No connection				NC	
2	I/O	1	P2[7]					AI ,P2[7	
3	I/O	-	P2[5]	Crystal output (XOut)			Δ١	, XOut,P2[5]	
4	I/O	1	P2[3]	Crystal input (XIn)				, XUut, P2[3] J , XIn , P2[3]	
5	I/O	1	P2[1]				~	AI ,P2[1]	
6	I/O	1	P4[3]					AI ,P4[3]	
7	I/O	1	P4[1]					AI ,P4[1]	
8	I/O	1	P3[7]					AI ,P3[7	
9	I/O	1	P3[5]					AI ,P3[5	
10	I/O	1	P3[3]					AI ,P3[3	
11	I/O	1	P3[1]					AI P3[1]	1 1 26 XRES
12	IOHR	1	P1[7]	I ² C SCL, SPI SS		AI ,12 C	SCL,	SPI SS, P1[7]	■ 12 ²² 7 12 12 12 12 12 12 12 12 12 12 12 12 12
13	IOHR	Ι	P1[5]	I ² C SDA, SPI MISO					
14			NC	No connection					MSO, AI, PT[5] NCCLK, AI, PT[5] NCCLK, AI, PT[3] NCC NCC AI, PT[2] AI, PT[2] AI, PT[2]
15			NC	No connection					AL H K, P K, F
16	IOHR		P1[3]	SPI CLK					TCL A MO
17	IOHR		P1[1]	ISSP CLK ^[33] , I ² C SCL, SPI MOSI					I2C SDA, SPI MISO, AI, P1[5] NC NC NC SPI CLK, AI, P1[3] LK, I2C SCL, SPI MOSI, P1[1] VS NC NC NC ATAI, I2C SDA, SPI CLK, P1[2] AI, EXTCLK, P1[4]
18	Pow	er	V _{SS}	Ground connection ^[36]					SPI N SPI N A, A
19			NC	No connection					DA, 12C C Si
20			NC	No connection					A, 12 C SI
21	Pow	er	V _{DD}	Supply voltage					I2C SDA, SPI MSO, AI, P1[5] NC SPI CLK, AI, P1[3] AI, ISSP CLK, I2C SCL, SPI MOSI, P1[1] VSS NC NC AI, ISSP DATA', I2C SDA, SPI CLK, P1[4] AI, ISSP DATA', I2C SDA, SPI CLK, P1[4]
22	IOHR	Ι	P1[0]	ISSP DATA ^[33] , I ² C SDA, SPI CLK ^[34]					SS SS
23	IOHR	Ι	P1[2]	Driven Shield Output (optional)					AI, IS AI, IS
24	IOHR	Ι	P1[4]	Optional external clock input (EXTCLK)					4 4
25	IOHR	Ι	P1[6]						
26	Inpu	ut	XRES	Active high external reset with internal pull-down ^[35]					
27	I/O	1	P3[0]						
28	I/O	Ι	P3[2]						
29	I/O	Ι	P3[4]		Pin No.	Digital	Analog	Name	Description
30	I/O		P3[6]		40	IOH	I	P0[6]	
31	I/O	-	P4[0]		41	Pov	wer	V _{DD}	Supply voltage
32	I/O	_	P4[2]		42			NC	No connection
33	I/O		P2[0]		43			NC	No connection
34	I/O	Ι	P2[2]	Driven Shield Output (optional)	44	IOH	I	P0[7]	
35	I/O	-	P2[4]	Driven Shield Output (optional)	45			NC	No connection
36			NC	No connection	46	IOH	I	P0[3]	Integrating input
37	IOH	I	P0[0]	Driven Shield Output (optional)	47	Pov	ver	V _{SS}	Ground connection ^{[36}
38	IOH	Ι	P0[2]	Driven Shield Output (optional)	48	IOH	I	P0[1]	Integrating input
39	IOH	Ι	P0[4]		CP	Pov	ver	V _{SS}	Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Notes

Notes
31. The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
32. 34 GPIOs = 31 pins for capacitive sensing+2 pins for 1²C + 1 pin for modulator capacitor.
33. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the 1²C bus. Use alternate pins if you encounter issues.
34. Alternate SPI clock

34. Alternate SPI clock.

35. The internal pull down is 5KOhm.

36. All VSS pins should be brought out to one common GND plane.



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C20x37/47/67/S PSoC devices. For the latest electrical specifications, confirm that you have the most recent datasheet by visiting the web at http://www.cypress.com/psoc.




Figure 8. Voltage versus CPU Frequency

Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 7. Absolute Maximum Ratings

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{STG}	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	-55	+25	+125	°C
V _{DD}	Supply voltage relative to V_{SS}	-	-0.5	-	+6.0	V
V _{IO}	DC input voltage	-	$V_{SS} - 0.5$	-	V _{DD} + 0.5	V
V _{IOZ}	DC voltage applied to tristate	-	$V_{\rm SS}-0.5$	-	V _{DD} + 0.5	V
I _{MIO}	Maximum current into any port pin	-	-25	-	+50	mA
ESD	Electro static discharge voltage	Human body model ESD	2000	-	-	V
LU	Latch up current	In accordance with JESD78 standard	_		200	mA

Operating Temperature

Table 8. Operating Temperature

Symbol	Description	Conditions	Min	Тур	Max	Units
T _A	Ambient temperature	-	-40	-	+85	°C
T _C	Commercial temperature range	-	0		70	°C
ТJ	Operational die temperature	The temperature rise from ambient to junction is package specific. See the Thermal Imped- ances on page 30. The user must limit the power consumption to comply with this requirement.	-40	_	+100	°C



DC I²C Specifications

Table 20 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and –40 °C \leq T_A \leq 85 °C, 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, or 1.71 V to 2.4 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 20. DC I²C Specifications^[50]

Symbol	Description	Conditions	Min	Тур	Max	Units
		$3.1 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	-	-	$0.25 \times V_{DD}$	V
V _{ILI2C}	Input low level	$2.5 \text{ V} \le \text{V}_{\text{DD}} \le 3.0 \text{ V}$	-	-	$0.3 \times V_{DD}$	V
		$1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.4 \text{ V}$	-	-	$0.3 \times V_{DD}$	V
V _{IHI2C}	Input high level	1.71 V ≤ V _{DD} ≤ 5.5 V	0.65 × V _{DD}	-	V _{DD} + 0.7 V ^[51]	V

Shield Driver DC Specifications

Table 21 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and –40 °C \leq T_A \leq 85 °C, 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, or 1.71 V to 2.4 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 21. Shield Driver DC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{Ref}	Reference buffer output	$1.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	0.942	-	1.106	V
V _{RefHi}	Reference buffer output	1.7 V ≤ V _{DD} ≤ 5.5 V	1.104	-	1.296	V

DC IDAC Specifications

Table 22 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 22. DC IDAC Specifications (8-bit IDAC)

Symbol	Description	Min	Тур	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	–1	-	1	LSB	-
IDAC_DNL	Integral nonlinearity	-2	-	2	LSB	-
IDAC_Current	Range = 4x	138	-	169	μA	DAC setting = 127 dec
	Range = 8x	138	-	169	μA	DAC setting = 64 dec

Table 23. DC IDAC Specifications (7-bit IDAC)

Symbol	Description	Min	Тур	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	-1	_	1	LSB	-
IDAC_DNL	Integral nonlinearity	-2	_	2	LSB	-
IDAC Current	Range = 4x	137	-	168	μA	DAC setting = 127 dec
	Range = 8x	138	-	169	μA	DAC setting = 64 dec

Notes

51. Errata: For more information see item #6 in the "Errata" on page 37.

^{50.} Errata: Pull-up resistors on I2C interface cannot be connected to a supply voltage that is more than 0.7 V higher than the CY8C20xx7/S power supply. For more information see item #6 in the "Errata" on page 37.



AC Programming Specifications






Table 28 lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 28. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t _{RSCLK}	Rise time of SCLK	_	1	_	20	ns
t _{FSCLK}	Fall time of SCLK	_	1	—	20	ns
t _{SSCLK}	Data setup time to falling edge of SCLK	_	40	—	-	ns
t _{HSCLK}	Data hold time from falling edge of SCLK	_	40	-	-	ns
F _{SCLK}	Frequency of SCLK	_	0	—	8	MHz
t _{ERASEB}	Flash erase time (block)	_	-	—	18	ms
t _{WRITE}	Flash block write time	_	-	—	25	ms
t _{DSCLK}	Data out delay from falling edge of SCLK	3.6 < V _{DD}	-	-	60	ns
t _{DSCLK3}	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	-	-	85	ns
t _{DSCLK2}	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	-	—	130	ns
t _{XRST3}	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	-	-	μs
t _{XRES}	XRES pulse length	_	300	-	-	μS
t _{VDDWAIT} ^[54]	V _{DD} stable to wait-and-poll hold off	_	0.1	—	1	ms
t _{VDDXRES} ^[54]	V _{DD} stable to XRES assertion delay	_	14.27	—	-	ms
t _{POLL}	SDAT high pulse time	_	0.01	—	200	ms
t _{ACQ} ^[54]	"Key window" time after a V _{DD} ramp acquire event, based on 256 ILO clocks.	_	3.20	-	19.60	ms
t _{XRESINI} ^[54]	"Key window" time after an XRES event, based on 8 ILO clocks	-	98	-	615	μS

Note 54. Valid from 5 to 50 °C. See the spec, CY8C20X66, CY8C20X46, CY8C20X36, CY7C643XX, CY7C604XX, CY8CTST2XX, CY8CTMG2XX, CY8C20X67, CY8C20X47, CY8C20X37, Programming Spec for more details.




AC I²C Specifications

Table 29 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 29. AC Characteristics of the I²C SDA and SCL Pins

Symbol	Description		ndard ode	Fast N	lode	Units
		Min	Max	Min	Max	
f _{SCL}	SCL clock frequency	0	100	0	400	kHz
t _{HD;STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	-	0.6	-	μs
t _{LOW}	LOW period of the SCL clock	4.7	-	1.3	-	μs
t _{HIGH}	HIGH Period of the SCL clock	4.0	-	0.6	-	μs
t _{SU;STA}	Setup time for a repeated START condition	4.7	-	0.6	-	μs
t _{HD;DAT} ^[55]	Data hold time	20	3.45	20	0.90	μs
t _{SU;DAT}	Data setup time	250	-	100 ^[56]	-	ns
t _{SU;STO}	Setup time for STOP condition	4.0	-	0.6	-	μs
t _{BUF}	Bus free time between a STOP and START condition	4.7	-	1.3	—	μs
t _{SP}	Pulse width of spikes are suppressed by the input filter	_	_	0	50	ns





Notes

55. Errata: To wake up from sleep using I2C hardware address match event, I2C interface needs 20 ns hold time on SDA line with respect to falling edge of SCL. For more information see item #5 in the "Errata" on page 37.
 56. A Fast-Mode I²C-bus device can be used in a standard mode I²C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.



Table 31. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{SCLK}	SCLK clock frequency	-	-	-	4	MHz
t _{LOW}	SCLK low time	-	42	-	-	ns
t _{HIGH}	SCLK high time	-	42	-	-	ns
t _{SETUP}	MOSI to SCLK setup time	-	30	-	-	ns
t _{HOLD}	SCLK to MOSI hold time	-	50	-	-	ns
t _{ss_MISO}	SS high to MISO valid	-	-	-	153	ns
t _{SCLK_MISO}	SCLK to MISO valid	-	-	-	125	ns
t _{SS_HIGH}	SS high time	-	50	-	-	ns
t _{SS_CLK}	Time from SS low to first SCLK	-	2/SCLK	-	-	ns
t _{CLK_SS}	Time from last SCLK to SS high	-	2/SCLK	-	-	ns




Figure 15. SPI Slave Mode 1 and 3







Figure 20. 48-Pin (6 × 6 × 0.6 mm) QFN



Important Notes

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



Thermal Impedances

Table 32. Thermal Impedances per Package

Package	Typical θ _{JA} ^[57]
16-pin SOIC	95 °C/W
16-pin QFN	33 °C/W
24-pin QFN ^[58]	21 °C/W
32-pin QFN ^[58]	20 °C/W
48-pin QFN ^[58]	18 °C/W
30-ball WLCSP	54 °C/W

Capacitance on Crystal Pins

Table 33. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32-Pin QFN	3.2 pF
48-Pin QFN	3.3 pF

Solder Reflow Peak Temperature

Table 34 shows the solder reflow temperature limits that must not be exceeded.

Table 34. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature (T _C)	Maximum Time above T _C – 5 °C
16-pin SOIC	260 °C	30 seconds
16-pin QFN	260 °C	30 seconds
24-pin QFN	260 °C	30 seconds
32-pin QFN	260 °C	30 seconds
48-pin QFN	260 °C	30 seconds
30-ball WLCSP	260 °C	30 seconds

57. $T_J = T_A + Power \times \theta_{JA}$. 58. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.



Development Tool Selection

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is a Microsoft[®] Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, in-system programming support, and built-in support for thirdparty assemblers and C compilers. PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family. PSoC Designer is available free of charge at

http://www.cypress.com/psocdesigner and includes a free C compiler.

PSoC Designer Software Subsystems

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

Assemblers. The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

PSoC Programmer

PSoC Programmer is flexible enough and is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube in-circuit Emulator and PSoC MiniProg. PSoC programmer is available free of cost at

http://www.cypress.com/psocprogrammer.

Development Kits

All development kits are sold at the Cypress Online Store.

Evaluation Tools

All evaluation tools are sold at the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit allows you to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- 28-pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- Two 28-pin CY8C29466-24PXI PDIP PSoC device samples
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable



Ordering Information

Table 35 lists the CY8C20x37/47/67/S PSoC devices' key package features and ordering codes.

Table 35. PSoC Device Key Features and Ordering Information

Ordering Code	Package	Flash (Bytes)	SRAM (Bytes)	CapSense Sensors	Digital I/O Pins	Analog Inputs ^[59]	XRES Pin	ADC
CY8C20237-24SXI	16-pin SOIC	8 K	1 K	10	13	13	Yes	Yes
CY8C20247S-24SXI	16-pin SOIC	16 K	2 K	10	13	13	Yes	Yes
CY8C20237-24LKXI	16-pin QFN	8 K	1 K	10	13	13	Yes	Yes
CY8C20237-24LKXIT	16-pin QFN (Tape and Reel)	8 K	1 K	10	13	13	Yes	Yes
CY8C20247S-24LKXI	16-pin QFN	16 K	2 K	10	13	13	Yes	Yes
CY8C20247S-24LKXIT	16-pin QFN (Tape and Reel)	16 K	2 K	10	13	13	Yes	Yes
CY8C20337-24LQXI	24-pin QFN	8 K	1 K	16	19	19	Yes	Yes
CY8C20337-24LQXIT	24-pin QFN (Tape and Reel)	8 K	1 K	16	19	19	Yes	Yes
CY8C20347-24LQXI	24-pin QFN	16 K	2 K	16	19	19	Yes	Yes
CY8C20347-24LQXIT	24-pin QFN (Tape and Reel)	16 K	2 K	16	19	19	Yes	Yes
CY8C20347S-24LQXI	24-pin QFN	16 K	2 K	16	19	19	Yes	Yes
CY8C20347S-24LQXIT	24-pin QFN (Tape and Reel)	16 K	2 K	16	19	19	Yes	Yes
CY8C20437-24LQXI	32-pin QFN	8 K	1 K	25	28	28	Yes	Yes
CY8C20437-24LQXIT	32-pin QFN (Tape and Reel)	8 K	1 K	25	28	28	Yes	Yes
CY8C20447-24LQXI	32-pin QFN	16 K	2 K	25	28	28	Yes	Yes
CY8C20447-24LQXIT	32-pin QFN (Tape and Reel)	16 K	2 K	25	28	28	Yes	Yes
CY8C20447S-24LQXI	32-pin QFN	16 K	2 K	25	28	28	Yes	Yes
CY8C20447S-24LQXIT	32-pin QFN (Tape and Reel)	16 K	2 K	25	28	28	Yes	Yes
CY8C20467-24LQXI	32-pin QFN	32 K	2 K	25	28	28	Yes	Yes
CY8C20467-24LQXIT	32-pin QFN (Tape and Reel)	32 K	2 K	25	28	28	Yes	Yes
CY8C20467S-24LQXI	32-pin QFN	32 K	2 K	25	28	28	Yes	Yes
CY8C20467S-24LQXIT	32-pin QFN (Tape and Reel)	32 K	2 K	25	28	28	Yes	Yes
CY8C20637-24LQXI	48-pin QFN	8 K	1 K	31	34	34	Yes	Yes
CY8C20637-24LQXIT	48-pin QFN (Tape and Reel)	8 K	1 K	31	34	34	Yes	Yes
CY8C20647-24LQXI	48-pin QFN	16 K	2 K	31	34	34	Yes	Yes
CY8C20647-24LQXIT	48-pin QFN (Tape and Reel)	16 K	2 K	31	34	34	Yes	Yes
CY8C20647S-24LQXI	48-pin QFN	16 K	2 K	31	34	34	Yes	Yes
CY8C20647S-24LQXIT	48-pin QFN (Tape and Reel)	16 K	2 K	31	34	34	Yes	Yes
CY8C20667-24LQXI	48-pin QFN	32 K	2 K	31	34	34	Yes	Yes
CY8C20667-24LQXIT	48-pin QFN (Tape and Reel)	32 K	2 K	31	34	34	Yes	Yes
CY8C20667S-24LQXI	48-pin QFN	32 K	2 K	31	34	34	Yes	Yes
CY8C20667S-24LQXIT	48-pin QFN (Tape and Reel)	32 K	2 K	31	34	34	Yes	Yes

Note 59. Dual-function Digital I/O Pins also connect to the common analog mux.



Acronyms

The following table lists the acronyms that are used in this document. $% \left({{\left[{{{\rm{c}}} \right]}_{{\rm{c}}}}_{{\rm{c}}}} \right)$

Table 36. Acronyms Used in this Document

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CMOS	complementary metal oxide semiconductor
CPU	central processing unit
DAC	digital-to-analog converter
DC	direct current
ESD	electrostatic discharge
FSR	full scale range
GPIO	general purpose input/output
l ² C	inter-integrated circuit
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
I/O	input/output
ISSP	in-system serial programming
LCD	liquid crystal display
LDO	low dropout (regulator)
LED	light-emitting diode
LPC	low power comparator
LSB	least-significant bit
LVD	low voltage detect
MCU	micro-controller unit
MIPS	million instructions per second
MISO	master in slave out
MOSI	master out slave in
MSB	most-significant bit
OCD	on-chip debug
PCB	printed circuit board
POR	power on reset
PSRR	power supply rejection ratio
PWRSYS	power system
PSoC	programmable system-on-chip
QFN	quad flat no-lead
SCLK	serial I ² C clock
SDA	serial I ² C data
SDATA	serial ISSP data
SOIC	small outline integrated circuit
SPI	serial peripheral interface
SRAM	static random access memory
SS	slave select
USB	universal serial bus
WLCSP	wafer level chip scale package

Reference Documents

- Technical reference manual for CY20xx7 devices
- In-system Serial Programming (ISSP) protocol for 20xx7
- Host Sourced Serial Programming for 20xx7 devices

Document Conventions

Units of Measure

Table 37 lists all the abbreviations used to measure the PSoC devices.

Table 37. Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
dB	decibel			
kHz	kilohertz			
ksps	kilo samples per second			
kΩ	kilohm			
MHz	megahertz			
μA	microampere			
μS	microsecond			
mA	milliampere			
mm	millimeter			
ms	millisecond			
mV	millivolt			
nA	nanoampere			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



Errata

This section describes the errata for the CY8C20xx7/S family. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

CY8C20xx7/S Qualification Status

Product Status: Production released.

CY8C20xx7/S Errata Summary

The following Errata items apply to the CY8C20xx7/S datasheet 001-69257.

1. DoubleTimer0 ISR

■Problem Definition

When programmable timer 0 is used in "one-shot" mode by setting bit 1 of register 0,B0h (PT0_CFG), and the timer interrupt is used to wake the device from sleep, the interrupt service routine (ISR) may be executed twice.

■Parameters Affected

No datasheet parameters are affected.

■Trigger Condition(S)

Triggered by enabling one-shot mode in the timer, and using the timer to wake from sleep mode.

■Scope of Impact

The ISR may be executed twice.

Workaround

In the ISR, firmware should clear the one-shot bit with a statement such as "and reg[B0h], FDh"

■Fix Status

Will not be fixed

■Changes

None

2. Missed GPIO Interrupt

Problem Definition

When in sleep mode, if a GPIO interrupt happens simultaneously with a Timer0 or Sleep Timer interrupt, the GPIO interrupt may be missed, and the corresponding GPIO ISR not run.

■Parameters Affected

No datasheet parameters are affected.

■Trigger Condition(S)

Triggered by enabling sleep mode, then having GPIO interrupt occur simultaneously with a Timer 0 or Sleep Timer interrupt.

■Scope of Impact

The GPIO interrupt service routine will not be run.

■Workaround

The system should be architected such that a missed GPIO interrupt may be detected. For example, if a GPIO is used to wake the system to perform some function, the system should detect if the function is not performed, and re-issue the GPIO interrupt. Alternatively, if a GPIO interrupt is required to wake the system, then firmware should disable the Sleep Timer and Timer0. Alternatively, the ISR's for Sleep Timer and Timer0 should manually check the state of the GPIO to determine if the host system has attempted to generate a GPIO interrupt.

Fix Status

Will not be fixed

■Changes

None



3. Missed Interrupt During Transition to Sleep

■Problem Definition

If an interrupt is posted a short time (within 2.5 CPU cycles) before firmware commands the device to sleep, the interrupt will be missed.

■Parameters Affected

No datasheet parameters are affected.

Trigger Condition(S)

Triggered by enabling sleep mode just prior to an interrupt.

■Scope of Impact

The relevant interrupt service routine will not be run.

■Workaround

None.

■Fix Status

Will not be fixed

■Changes

None

4. Wakeup from sleep with analog interrupt

Problem Definition

Device wakes up from sleep when an analog interrupt is trigger

■Parameters Affected

No datasheet parameters are affected.

■Trigger Condition(S)

Triggered by enabling analog interrupt during sleep mode when device operating temperature is 50 °C or above

■Scope of Impact

Device unexpectedly wakes up from sleep

■Workaround

Disable the analog interrupt before entering sleep and turn it back on upon wake-up.

■Fix Status

Will not be fixed

■Changes

None





Document History Page

Sensors	Document Title: CY8C20xx7/S, 1.8 V CapSense [®] Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximity Sensors Document Number: 001-69257						
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
**	3276782	DST	06/27/2011	New silicon and document			
*A	3327230	DST	07/28/2011	Changed 48-pin dimensions to 6 × 6 × 0.6 mm QFN Updated pins name in Table 3 on page 9 and removed USB column and updated dimensions for 48-pin parts in Table 35 on page 33 Updated Figure 20 on page 29 Removed ICE and Debugger sections. Removed CY3215 Development Kit and CY3280-20x66 UCC sections. Updated Ordering Information.			
*B	3403111	YVA	10/12/2011	Moved status from Advance to Preliminary. Updated Ordering Information Removed the row named "48-Pin (6 × 6 mm) QFN (OCD)". Changed all 48-pin ordering code column from CY8C20XXX-24LTxx to CY8C20XXX-24LQxx. Updated 16-pin SOIC and 16-pin QFN package drawings.			
*C	3473317	DST	12/23/2011	Updated Features. Updated Pinouts (Removed PSoC in captions of Figure 2, Figure 3, Figure 4, Figure 6, and Figure 7). Updated DC Chip-Level Specifications under Electrical Specifications (Updated typical value of I_{DD24} parameter from 3.32 mA to 2.88 mA, updated typical value of I_{DD12} parameter from 1.86 mA to 1.71 mA, updated typical value of I_{DD6} parameter from 1.13 mA to 1.16 mA, updated maximum value of I_{BD0} parameter from 0.50 μ A to 1.1 μ A, added I_{SB12C} parameter and its details). Updated DC GPIO Specifications under Electrical Specifications (Added the parameters namely $V_{ILLVT3.3}$, $V_{ILLVT3.5}$, $V_{IHLVT2.5}$ and their details in Table 10, added the parameters namely $V_{ILLVT3.3}$, $V_{ILLVT3.5}$, $V_{IHLVT2.5}$ and their details in Table 11). Added the following sections namely DC I2C Specifications, Shield Driver DC Specifications, and DC IDAC Specifications under Electrical Specifications. Updated AC Chip-Level Specifications (Added the parameter namely t_{JIT_IMO} and its details).			
*D	3510277	YVA/DST	02/16/2012	Added CY8C20x37/37S/47/47S/67/67S part numbers and changed title to "1.8 V CapSense® Controller with SmartSense ™ Auto-tuning 31 Buttons, 6 Sliders" Updated Features. Modified comparator blocks in Logic Block Diagram. Replaced SmartSense with SmartSense auto-tuning. Added CY8C20xx7S part numbers in Pin Definitions. Added footnote for Table 20. Updated Table 21 and Table 22 and added Table 23. Updated Fa _{32K1} min value. Updated data hold time min values. Updated CY8C206x7 part information in Table "Emulation and Programming Accessories". Updated Ordering Information.			
*E	3539259	DST	03/01/2012	Changed Datasheet status from Preliminary to Final. Updated all Pinouts to include Driven Shield Output (optional) information. Updated Min value for V_{LPC} Table 15. Updated Offset and Input range in Table 16.			



Document History Page (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*К	4248645	DST	01/16/2014	Updated Pinouts: Updated 32-pin QFN (25 Sensing Inputs)[25]: Updated Figure 6. Updated Packaging Information:
				spec 001-09116 – Changed revision from *H to *I.
*L	4404150	SLAN	06/10/2014	Updated Pinouts: Updated 16-pin SOIC (10 Sensing Inputs): Updated Table 1: Added Note 6 and referred the same note in description of XRES pin. Updated Table 2: Added Note 12 and referred the same note in description of XRES pin. Updated 24-pin QFN (16 Sensing Inputs)[8]: Updated 24-pin QFN (16 Sensing Inputs)[14]: Updated Table 3: Added Note 18 and referred the same note in description of XRES pin. Updated Table 3: Added Note 18 and referred the same note in description of XRES pin. Updated Table 4: Added Note 21 and referred the same note in description of XRES pin. Updated Table 4: Added Note 21 and referred the same note in description of XRES pin. Updated Table 5: Added Note 29 and referred the same note in description of XRES pin. Updated Table 5: Added Note 29 and referred the same note in description of XRES pin. Updated Table 5: Added Note 35 and referred the same note in description of XRES pin. Updated Table 6: Added Note 35 and referred the same note in description of XRES pin. Updated Table 6: Added Note 35 and referred the same note in description of XRES pin. Updated Table 10: Updated Table 10: Updated Table 10: Updated Table 10: Updated Table 11: Updated Table 11: Updated Table 12: Updated Table 12: Updated Table 12: Updated Table 24: Removed minimum and maximum values of V _{IH} parameter. Updated Table 24: Removed minimum and maximum values of "ILO untrimmed frequency". Updated Packaging Information: spec 001-09116 – Changed revision from *I to *J. Completing Sunset Review.
*M	4825924	SLAN	07/07/2015	Added the footnote "All VSS pins should be brought out to one common GNE plane" in pinout tables (Table 1 through Table 6). Updated Packaging Information: spec 001-13937 – Changed revision from *E to *F. Updated to new template.
*N	5068999	ARVI	12/31/2015	Updated hyperlink of "Technical Reference Manual" in all instances across the document. Updated PSoC [®] Functional Overview: Updated Additional System Resources: Updated description. Updated Development Tool Selection: Removed "Accessories (Emulation and Programming)". Removed "Build a PSoC Emulator into Your Board".



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2011-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-69257 Rev. *O

Revised February 2, 2016

All products and company names mentioned in this document may be the trademarks of their respective holders.