



Welcome to [E-XFL.COM](https://www.e-xfl.com)

**Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance**

**Embedded - Microcontrollers - Application Specific** represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.


**What Are Embedded - Microcontrollers - Application Specific?**

Application specific microcontrollers are engineered to

#### Details

Product Status	Active
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (8kB)
Controller Series	CY8C20xx7/S
RAM Size	1K x 8
Interface	I <sup>2</sup> C, SPI
Number of I/O	29
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20437-24lqxit">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20437-24lqxit</a>

## Logic Block Diagram



### Note

1. Internal voltage regulator for internal circuitry

## Contents

<b>PSoC® Functional Overview</b> .....	<b>4</b>	DC IDAC Specifications .....	20
PSoC Core .....	4	AC Chip-Level Specifications .....	21
CapSense System .....	4	AC General Purpose I/O Specifications .....	22
Additional System Resources .....	5	AC Comparator Specifications .....	22
<b>Getting Started</b> .....	<b>5</b>	AC External Clock Specifications .....	22
Application Notes/Design Guides .....	5	AC Programming Specifications .....	23
Development Kits .....	5	AC I2C Specifications .....	24
Training .....	5	<b>Packaging Information</b> .....	<b>27</b>
CYPros Consultants .....	5	Thermal Impedances .....	30
Solutions Library .....	5	Capacitance on Crystal Pins .....	30
Technical Support .....	5	Solder Reflow Peak Temperature .....	30
<b>Designing with PSoC Designer</b> .....	<b>6</b>	<b>Development Tool Selection</b> .....	<b>31</b>
Select Components .....	6	Software .....	31
Configure Components .....	6	Development Kits .....	31
Organize and Connect .....	6	Evaluation Tools .....	31
Generate, Verify, and Debug .....	6	Device Programmers .....	32
<b>Pinouts</b> .....	<b>7</b>	Third Party Tools .....	32
16-pin SOIC (10 Sensing Inputs) .....	7	<b>Ordering Information</b> .....	<b>33</b>
16-pin QFN (10 Sensing Inputs)[9] .....	8	Ordering Code Definitions .....	34
24-pin QFN (16 Sensing Inputs)[15] .....	9	<b>Acronyms</b> .....	<b>35</b>
30-ball WLCSP (24 Sensing Inputs) .....	10	<b>Reference Documents</b> .....	<b>35</b>
32-pin QFN (25 Sensing Inputs)[26] .....	11	Document Conventions .....	35
48-pin QFN (31 Sensing Inputs)[32] .....	12	Units of Measure .....	35
<b>Electrical Specifications</b> .....	<b>13</b>	Numeric Naming .....	36
Absolute Maximum Ratings .....	13	<b>Glossary</b> .....	<b>36</b>
Operating Temperature .....	13	<b>Errata</b> .....	<b>37</b>
DC Chip-Level Specifications .....	14	CY8C20xx7/S Qualification Status .....	37
DC GPIO Specifications .....	15	CY8C20xx7/S Errata Summary .....	37
DC Analog Mux Bus Specifications .....	17	<b>Document History Page</b> .....	<b>41</b>
DC Low Power Comparator Specifications .....	17	<b>Sales, Solutions, and Legal Information</b> .....	<b>45</b>
Comparator User Module Electrical Specifications .....	18	Worldwide Sales and Design Support .....	45
ADC Electrical Specifications .....	18	Products .....	45
DC POR and LVD Specifications .....	19	PSoC® Solutions .....	45
DC Programming Specifications .....	19	Cypress Developer Community .....	45
DC I2C Specifications .....	20	Technical Support .....	45
Shield Driver DC Specifications .....	20		

## PSoC® Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the “Logic Block Diagram” on page 2, consists of three main areas:

- The core
- CapSense analog system
- System resources

A common, versatile bus allows connection between I/O and the analog system.

Each CY8C20x37/47/67/S PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 34 GPIOs are also included. The GPIOs provide access to the MCU and analog mux.

### PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and I/O. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-million instructions per second (MIPS), 8-bit Harvard-architecture microprocessor.

### CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1 V or 1.2 V analog reference, which together support capacitive sensing of up to 31 inputs<sup>[2]</sup>. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins is completed quickly and easily across multiple ports.


#### SmartSense™ Auto-tuning

SmartSense auto-tuning is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easy to use and provides robust noise immunity. It is the only auto-tuning solution that establishes, monitors, and maintains all required tuning parameters of each sensor during run time. SmartSense auto-tuning allows engineers to go from prototyping to mass production without retuning for manufacturing variations in PCB and/or overlay material properties.

#### Note

2. 34 GPIOs = 31 pins for capacitive sensing + 2 pins for I<sup>2</sup>C + 1 pin for modulator capacitor.

**Figure 1. CapSense System Block Diagram**



#### Analog Multiplexer System

The analog mux bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch-control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

## Designing with PSoC Designer

The PSoC development process can be summarized in the following four steps:

1. Select [User Modules](#)
2. Configure User Modules
3. Organize and Connect
4. Generate and Verify

### Select Components

PSoC Designer provides a library of pre-built, pre-tested hardware peripheral components called “user modules”. User modules make selecting and implementing peripheral devices, both analog and digital, simple.

### Configure Components

Each of the User Modules you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These [user module datasheets](#) explain the internal operation of the User Module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

## Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

## Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the “Generate Configuration Files” step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

## Pinouts


The CY8C20x37/47/67/S PSoC device is available in a variety of packages, which are listed and illustrated in the following tables. Every port pin (labeled with a “P”) is capable of digital I/O and connection to the common analog bus. However,  $V_{SS}$ ,  $V_{DD}$ , and XRES are not capable of digital I/O.

### 16-pin SOIC (10 Sensing Inputs)

**Table 1. Pin Definitions – CY8C20237-24SXI, CY8C20247/S-24SXI** <sup>[3]</sup>

Pin No.	Type		Name	Description
	Digital	Analog		
1	I/O	I	P0[3]	Integrating Input
2	I/O	I	P0[1]	Integrating Input
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	I	P1[7]	I2C SCL, SPI SS
6	I/O	I	P1[5]	I2C SDA, SPI MISO
7	I/O	I	P1[3]	
8	I/O	I	P1[1]	ISSP CLK <sup>[4]</sup> , I2C SCL, SPI MOSI
9	Power		$V_{SS}$	Ground connection <sup>[7]</sup>
10	I/O	I	P1[0]	ISSP DATA <sup>[4]</sup> , I2C SDA, SPI CLK <sup>[5]</sup>
11	I/O	I	P1[2]	Driven Shield Output (optional)
12	I/O	I	P1[4]	Optional external clock (EXTCLK)
13	INPUT		XRES	Active high external reset with internal pull-down <sup>[6]</sup>
14	I/O	I	P0[4]	
15	Power		$V_{DD}$	Supply voltage
16	I/O	I	P0[7]	

**Figure 2. CY8C20237-24SXI, CY8C20247/S-24SXI Device**



**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.


#### Notes

- 13 GPIOs = 10 pins for capacitive sensing+2 pins for I<sup>2</sup>C + 1 pin for modulator capacitor.
- On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.
- Alternate SPI clock.
- The internal pull down is 5KOhm.
- All VSS pins should be brought out to one common GND plane.

**30-ball WLCSP (24 Sensing Inputs)**
**Table 4. Pin Definitions – CY8C20767, CY8C20747 30-ball Part Pinout (WLCSP) <sup>[20]</sup>**

Pin No.	Type		Name	Description
	Digital	Analog		
A1	IOH	I	P0[2]	Driven Shield Output (optional)
A2	IOH	I	P0[6]	
A3	Power		V <sub>DD</sub>	Supply voltage
A4	IOH	I	P0[1]	Integrating Input
A5	I/O	I	P2[7]	
B1	I/O	I	P4[2]	
B2	IOH	I	P0[0]	Driven Shield Output (optional)
B3	IOH	I	P0[4]	
B4	IOH	I	P0[3]	Integrating Input
B5	I/O	I	P2[5]	Crystal Output (Xout)
C1	I/O	I	P2[2]	Driven Shield Output (optional)
C2	I/O	I	P2[4]	Driven Shield Output (optional)
C3	I/O	I	P0[7]	
C4	IOH	I	P3[2]	
C5	I/O	I	P2[3]	Crystal Input (Xin)
D1	I/O	I	P2[0]	
D2	I/O	I	P3[0]	
D3	I/O	I	P3[1]	
D4	I/O	I	P3[3]	
D5	I/O	I	P2[1]	
E1	Input		XRES	Active high external reset with internal pull-down <sup>[21]</sup>
E2	IOHR	I	P1[6]	
E3	IOHR	I	P1[4]	Optional external clock input (EXT CLK)
E4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
E5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
F1	IOHR	I	P1[2]	Driven Shield Output (optional)
F2	IOHR	I	P1[0]	ISSP DATA <sup>[22]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[23]</sup>
F3	Power		V <sub>SS</sub>	Supply ground <sup>[24]</sup>
F4	IOHR	I	P1[1]	ISSP CLK <sup>[22]</sup> , I <sup>2</sup> C SCL, SPI MOSI
F5	IOHR	I	P1[3]	SPI CLK

**LEGEND:** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

**Figure 5. CY8C20767, CY8C20747 30-ball WLCSP**

**Notes**

20. 27 GPIOs = 24 pins for capacitive sensing+2 pins for I<sup>2</sup>C + 1 pin for modulator capacitor.

21. The internal pull down is 5KOhm.

22. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I<sup>2</sup>C bus. Use alternate pins if you encounter issues.


23. Alternate SPI clock.

24. All VSS pins should be brought out to one common GND plane.

## Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C20x37/47/67/S PSoC devices. For the latest electrical specifications, confirm that you have the most recent datasheet by visiting the web at <http://www.cypress.com/psoc>.

**Figure 8. Voltage versus CPU Frequency**



## Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 7. Absolute Maximum Ratings**

Symbol	Description	Conditions	Min	Typ	Max	Units
T <sub>STG</sub>	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	-55	+25	+125	°C
V <sub>DD</sub>	Supply voltage relative to V <sub>SS</sub>	—	-0.5	—	+6.0	V
V <sub>IO</sub>	DC input voltage	—	V <sub>SS</sub> - 0.5	—	V <sub>DD</sub> + 0.5	V
V <sub>IOZ</sub>	DC voltage applied to tristate	—	V <sub>SS</sub> - 0.5	—	V <sub>DD</sub> + 0.5	V
I <sub>MIO</sub>	Maximum current into any port pin	—	-25	—	+50	mA
ESD	Electro static discharge voltage	Human body model ESD	2000	—	—	V
LU	Latch up current	In accordance with JESD78 standard	—	—	200	mA

## Operating Temperature

**Table 8. Operating Temperature**

Symbol	Description	Conditions	Min	Typ	Max	Units
T <sub>A</sub>	Ambient temperature	—	-40	—	+85	°C
T <sub>C</sub>	Commercial temperature range	—	0	—	70	°C
T <sub>J</sub>	Operational die temperature	The temperature rise from ambient to junction is package specific. See the <a href="#">Thermal Impedances on page 30</a> . The user must limit the power consumption to comply with this requirement.	-40	—	+100	°C



## DC POR and LVD Specifications

Table 18 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 18. DC POR and LVD Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
V <sub>POR0</sub>	1.66 V selected in PSoC Designer	V <sub>DD</sub> must be greater than or equal to 1.71 V during startup, reset from the XRES pin, or reset from watchdog.	1.61	1.66	1.71	V
V <sub>POR1</sub>	2.36 V selected in PSoC Designer		–	2.36	2.41	V
V <sub>POR2</sub>	2.60 V selected in PSoC Designer		–	2.60	2.66	V
V <sub>POR3</sub>	2.82 V selected in PSoC Designer		–	2.82	2.95	V
V <sub>LVD0</sub>	2.45 V selected in PSoC Designer	–	2.40	2.45	2.51	V
V <sub>LVD1</sub>	2.71 V selected in PSoC Designer		2.64 <sup>[46]</sup>	2.71	2.78	V
V <sub>LVD2</sub>	2.92 V selected in PSoC Designer		2.85 <sup>[47]</sup>	2.92	2.99	V
V <sub>LVD3</sub>	3.02 V selected in PSoC Designer		2.95 <sup>[48]</sup>	3.02	3.09	V
V <sub>LVD4</sub>	3.13 V selected in PSoC Designer		3.06	3.13	3.20	V
V <sub>LVD5</sub>	1.90 V selected in PSoC Designer		1.84	1.90	2.32	V
V <sub>LVD6</sub>	1.80 V selected in PSoC Designer		1.75 <sup>[49]</sup>	1.80	1.84	V
V <sub>LVD7</sub>	4.73 V selected in PSoC Designer		4.62	4.73	4.83	V

## DC Programming Specifications

Table 19 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 19. DC Programming Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
V <sub>DDIWRITE</sub>	Supply voltage for flash write operations	–	1.71	–	5.25	V
I <sub>DDP</sub>	Supply current during programming or verify	–	–	5	25	mA
V <sub>ILP</sub>	Input low voltage during programming or verify	See appropriate “DC GPIO Specifications” on page 15	–	–	V <sub>IL</sub>	V
V <sub>IHP</sub>	Input high voltage during programming or verify	See appropriate “DC GPIO Specifications” on page 15	V <sub>IH</sub>	–	–	V
I <sub>ILP</sub>	Input current when Applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	–	–	0.2	mA
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	–	–	1.5	mA
V <sub>OLP</sub>	Output low voltage during programming or verify	–	–	–	V <sub>SS</sub> + 0.75	V
V <sub>OHP</sub>	Output high voltage during programming or verify	See appropriate “DC GPIO Specifications” on page 15. For V <sub>DD</sub> > 3V use V <sub>OH4</sub> in Table 10 on page 15.	V <sub>OH</sub>	–	V <sub>DD</sub>	V
Flash <sub>ENPB</sub>	Flash write endurance	Erase/write cycles per block	50,000	–	–	–
Flash <sub>DR</sub>	Flash data retention	Following maximum Flash write cycles; ambient temperature of 55 °C	20	–	–	Years

### Notes

46. Always greater than 50 mV above V<sub>PPOR1</sub> voltage for falling supply.  
 47. Always greater than 50 mV above V<sub>PPOR2</sub> voltage for falling supply.  
 48. Always greater than 50 mV above V<sub>PPOR3</sub> voltage for falling supply.  
 49. Always greater than 50 mV above V<sub>PPOR0</sub> voltage for falling supply.

## DC I<sup>2</sup>C Specifications

Table 20 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 20. DC I<sup>2</sup>C Specifications<sup>[50]</sup>**

Symbol	Description	Conditions	Min	Typ	Max	Units
V <sub>ILI2C</sub>	Input low level	$3.1\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	–	–	$0.25 \times V_{DD}$	V
		$2.5\text{ V} \leq V_{DD} \leq 3.0\text{ V}$	–	–	$0.3 \times V_{DD}$	V
		$1.71\text{ V} \leq V_{DD} \leq 2.4\text{ V}$	–	–	$0.3 \times V_{DD}$	V
V <sub>IHI2C</sub>	Input high level	$1.71\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$0.65 \times V_{DD}$	–	$V_{DD}^{+}$ $0.7\text{ V}^{[51]}$	V

## Shield Driver DC Specifications

Table 21 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 21. Shield Driver DC Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
V <sub>Ref</sub>	Reference buffer output	$1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0.942	–	1.106	V
V <sub>RefHi</sub>	Reference buffer output	$1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.104	–	1.296	V

## DC IDAC Specifications

Table 22 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 22. DC IDAC Specifications (8-bit IDAC)**

Symbol	Description	Min	Typ	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	–1	–	1	LSB	–
IDAC_DNL	Integral nonlinearity	–2	–	2	LSB	–
IDAC_Current	Range = 4x	138	–	169	μA	DAC setting = 127 dec
	Range = 8x	138	–	169	μA	DAC setting = 64 dec

**Table 23. DC IDAC Specifications (7-bit IDAC)**

Symbol	Description	Min	Typ	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	–1	–	1	LSB	–
IDAC_DNL	Integral nonlinearity	–2	–	2	LSB	–
IDAC_Current	Range = 4x	137	–	168	μA	DAC setting = 127 dec
	Range = 8x	138	–	169	μA	DAC setting = 64 dec

### Notes

50. Errata: Pull-up resistors on I2C interface cannot be connected to a supply voltage that is more than 0.7 V higher than the CY8C20xx7/S power supply. For more information see item #6 in the "Errata" on page 37.

51. Errata: For more information see item #6 in the "Errata" on page 37.


## AC General Purpose I/O Specifications

Table 25 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 25. AC GPIO Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
$F_{GPIO}$	GPIO operating frequency	Normal strong mode Port 0, 1	0	–	6 MHz for $1.71\text{ V} < V_{DD} < 2.40\text{ V}$	MHz
			0	–	12 MHz for $2.40\text{ V} < V_{DD} < 5.50\text{ V}$	MHz
$t_{RISE23}$	Rise time, strong mode, Cload = 50 pF Ports 2 or 3	$V_{DD} = 3.0\text{ to }3.6\text{ V}$ , 10% to 90%	15	–	80	ns
$t_{RISE23L}$	Rise time, strong mode low supply, Cload = 50 pF, Ports 2 or 3	$V_{DD} = 1.71\text{ to }3.0\text{ V}$ , 10% to 90%	15	–	80	ns
$t_{RISE01}$	Rise time, strong mode, Cload = 50 pF Ports 0 or 1	$V_{DD} = 3.0\text{ to }3.6\text{ V}$ , 10% to 90% LDO enabled or disabled	10	–	50	ns
$t_{RISE01L}$	Rise time, strong mode low supply, Cload = 50 pF, Ports 0 or 1	$V_{DD} = 1.71\text{ to }3.0\text{ V}$ , 10% to 90% LDO enabled or disabled	10	–	80	ns
$t_{FALL}$	Fall time, strong mode, Cload = 50 pF all ports	$V_{DD} = 3.0\text{ to }3.6\text{ V}$ , 10% to 90%	10	–	50	ns
$t_{FALLL}$	Fall time, strong mode low supply, Cload = 50 pF, all ports	$V_{DD} = 1.71\text{ to }3.0\text{ V}$ , 10% to 90%	10	–	70	ns

**Figure 9. GPIO Timing Diagram**



## AC Comparator Specifications

Table 26 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 26. AC Low Power Comparator Specifications**


Symbol	Description	Conditions	Min	Typ	Max	Units
$t_{LPC}$	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage.	–	–	100	ns


## AC External Clock Specifications

Table 27 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.


**Table 27. AC External Clock Specifications**


Symbol	Description	Conditions	Min	Typ	Max	Units
$F_{OSCEXT}$	Frequency (external oscillator frequency)	–	0.75	–	25.20	MHz
	High period	–	20.60	–	5300	ns
	Low period	–	20.60	–	–	ns
	Power-up IMO to switch	–	150	–	–	μs

**Figure 18. 24-Pin (4 x 4 x 0.6 mm) QFN**

**NOTES :**

1.  HATCH IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT : 29 ± 3 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS


001-13937 \*F


**Figure 19. 32-Pin (5 x 5 x 0.6 mm) QFN**

**NOTES:**

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. BASED ON REF JEDEC # MO-248
3. PACKAGE WEIGHT: 0.0388g
4. DIMENSIONS ARE IN MILLIMETERS

**SIDE VIEW**
**BOTTOM VIEW**

001-42168 \*E

**Figure 20. 48-Pin (6 x 6 x 0.6 mm) QFN**

**NOTES:**

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT: 68 ± 7 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-57280 \*E

**Important Notes**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at [http://www.amkor.com/products/notes\\_papers/MLFAppNote.pdf](http://www.amkor.com/products/notes_papers/MLFAppNote.pdf).
- Pinned vias for thermal conduction are not required for the low power PSoC device.

## Development Tool Selection

### Software

#### *PSoC Designer™*

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, in-system programming support, and built-in support for third-party assemblers and C compilers. PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family. PSoC Designer is available free of charge at <http://www.cypress.com/psocdesigner> and includes a free C compiler.

#### *PSoC Designer Software Subsystems*

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### *PSoC Programmer*

PSoC Programmer is flexible enough and is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube in-circuit Emulator and PSoC MiniProg. PSoC programmer is available free of cost at <http://www.cypress.com/psocprogrammer>.

### Development Kits

All development kits are sold at the [Cypress Online Store](#).

### Evaluation Tools

All evaluation tools are sold at the [Cypress Online Store](#).

#### *CY3210-MiniProg1*

The **CY3210-MiniProg1 kit** allows you to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- 28-pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### *CY3210-PSoCEval1*

The **CY3210-PSoCEval1 kit** features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of bread-boarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- Two 28-pin CY8C29466-24PXI PDIP PSoC device samples
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

## Device Programmers

All device programmers are purchased from the [Cypress Online Store](#).

### *CY3216 Modular Programmer*

The [CY3216 Modular Programmer kit](#) features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards
- MiniProg programming unit
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

## Third Party Tools

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at <http://www.cypress.com> under Documentation > Evaluation Boards.

### *CY3207ISSP In-System Serial Programmer (ISSP)*


The [CY3207ISSP](#) is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

**Note** CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable

**Table 35. PSoC Device Key Features and Ordering Information** *(continued)*

Ordering Code	Package	Flash (Bytes)	SRAM (Bytes)	CapSense Sensors	Digital I/O Pins	Analog Inputs <sup>[59]</sup>	XRES Pin	ADC
CY8C20767-24FDXC	30-pin WLCSP	32 K	2 K	24	27	27	Yes	Yes
CY8C20767-24FDXCT	30-pin WLCSP (Tape and Reel)	32 K	2 K	24	27	27	Yes	Yes

**Ordering Code Definitions**




## Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

## Glossary

Crosspoint connection	Connection between any GPIO combination via analog multiplexer bus.
Differential non linearity	Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step.
Hold time	Hold time is the time following a clock event during which the data input to a latch or flip-flop must remain stable in order to guarantee that the latched data is correct.
I <sup>2</sup> C	It is a serial multi-master bus used to connect low speed peripherals to MCU.
Integral nonlinearity	It is a term describing the maximum deviation between the ideal output of a DAC/ADC and the actual output level.
Latch-up current	Current at which the latch-up test is conducted according to JESD78 standard (at 125 degree Celsius)
Power supply rejection ratio (PSRR)	The PSRR is defined as the ratio of the change in supply voltage to the corresponding change in output voltage of the device.
Scan	The conversion of all sensor capacitances to digital values.
Setup time	Period required to prepare a device, machine, process, or system for it to be ready to function.
Signal-to-noise ratio	The ratio between a capacitive finger signal and system noise.
SPI	Serial peripheral interface is a synchronous serial data link standard.

### 3. Missed Interrupt During Transition to Sleep

■ **Problem Definition**

If an interrupt is posted a short time (within 2.5 CPU cycles) before firmware commands the device to sleep, the interrupt will be missed.

■ **Parameters Affected**

No datasheet parameters are affected.

■ **Trigger Condition(S)**

Triggered by enabling sleep mode just prior to an interrupt.

■ **Scope of Impact**

The relevant interrupt service routine will not be run.

■ **Workaround**

None.

■ **Fix Status**

Will not be fixed

■ **Changes**

None

### 4. Wakeup from sleep with analog interrupt

■ **Problem Definition**

Device wakes up from sleep when an analog interrupt is trigger

■ **Parameters Affected**

No datasheet parameters are affected.

■ **Trigger Condition(S)**

Triggered by enabling analog interrupt during sleep mode when device operating temperature is 50 °C or above

■ **Scope of Impact**

Device unexpectedly wakes up from sleep

■ **Workaround**

Disable the analog interrupt before entering sleep and turn it back on upon wake-up.

■ **Fix Status**

Will not be fixed

■ **Changes**

None

## Document History Page

Document Title: CY8C20xx7/S, 1.8 V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximity Sensors Document Number: 001-69257				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	3276782	DST	06/27/2011	New silicon and document
*A	3327230	DST	07/28/2011	Changed 48-pin dimensions to 6 × 6 × 0.6 mm QFN Updated pins name in <a href="#">Table 3 on page 9</a> and removed USB column and updated dimensions for 48-pin parts in <a href="#">Table 35 on page 33</a> Updated <a href="#">Figure 20 on page 29</a> Removed ICE and Debugger sections. Removed CY3215 Development Kit and CY3280-20x66 UCC sections. Updated <a href="#">Ordering Information</a> .
*B	3403111	YVA	10/12/2011	Moved status from Advance to Preliminary. Updated <a href="#">Ordering Information</a> Removed the row named "48-Pin (6 × 6 mm) QFN (OCD)". Changed all 48-pin ordering code column from CY8C20XXX-24LTxx to CY8C20XXX-24LQxx. Updated 16-pin SOIC and 16-pin QFN package drawings.
*C	3473317	DST	12/23/2011	Updated <a href="#">Features</a> . Updated <a href="#">Pinouts</a> (Removed PSoC in captions of <a href="#">Figure 2</a> , <a href="#">Figure 3</a> , <a href="#">Figure 4</a> , <a href="#">Figure 6</a> , and <a href="#">Figure 7</a> ). Updated <a href="#">DC Chip-Level Specifications</a> under <a href="#">Electrical Specifications</a> (Updated typical value of I <sub>DD24</sub> parameter from 3.32 mA to 2.88 mA, updated typical value of I <sub>DD12</sub> parameter from 1.86 mA to 1.71 mA, updated typical value of I <sub>DD6</sub> parameter from 1.13 mA to 1.16 mA, updated maximum value of I <sub>SB0</sub> parameter from 0.50 µA to 1.1 µA, added I <sub>SB12C</sub> parameter and its details). Updated <a href="#">DC GPIO Specifications</a> under <a href="#">Electrical Specifications</a> (Added the parameters namely V <sub>ILLVT3.3</sub> , V <sub>IHLVT3.3</sub> , V <sub>ILLVT5.5</sub> , V <sub>IHLVT5.5</sub> and their details in <a href="#">Table 10</a> , added the parameters namely V <sub>ILLVT2.5</sub> , V <sub>IHLVT2.5</sub> and their details in <a href="#">Table 11</a> ). Added the following sections namely <a href="#">DC I2C Specifications</a> , <a href="#">Shield Driver DC Specifications</a> , and <a href="#">DC IDAC Specifications</a> under <a href="#">Electrical Specifications</a> . Updated <a href="#">AC Chip-Level Specifications</a> (Added the parameter namely t <sub>JIT_IMO</sub> and its details). Updated <a href="#">Ordering Information</a> (updated <a href="#">Table 35</a> ).
*D	3510277	YVA/DST	02/16/2012	Added CY8C20x37/37S/47/47S/67/67S part numbers and changed title to "1.8 V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders" Updated <a href="#">Features</a> . Modified comparator blocks in <a href="#">Logic Block Diagram</a> . Replaced SmartSense with SmartSense auto-tuning. Added CY8C20xx7S part numbers in Pin Definitions. Added footnote for <a href="#">Table 20</a> . Updated <a href="#">Table 21</a> and <a href="#">Table 22</a> and added <a href="#">Table 23</a> . Updated F <sub>32K1</sub> min value. Updated data hold time min values. Updated CY8C206x7 part information in Table "Emulation and Programming Accessories". Updated <a href="#">Ordering Information</a> .
*E	3539259	DST	03/01/2012	Changed Datasheet status from Preliminary to Final. Updated all <a href="#">Pinouts</a> to include Driven Shield Output (optional) information. Updated Min value for V <sub>LPC</sub> <a href="#">Table 15</a> . Updated Offset and Input range in <a href="#">Table 16</a> .

**Document History Page** *(continued)*

<b>Document Title: CY8C20xx7/S, 1.8 V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximity Sensors</b> <b>Document Number: 001-69257</b>				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*K	4248645	DST	01/16/2014	Updated <a href="#">Pinouts</a> : Updated <a href="#">32-pin QFN (25 Sensing Inputs)[25]</a> : Updated <a href="#">Figure 6</a> .  Updated <a href="#">Packaging Information</a> : spec 001-09116 – Changed revision from *H to *I.
*L	4404150	SLAN	06/10/2014	Updated <a href="#">Pinouts</a> : Updated <a href="#">16-pin SOIC (10 Sensing Inputs)</a> : Updated <a href="#">Table 1</a> : Added Note 6 and referred the same note in description of XRES pin. Updated <a href="#">16-pin QFN (10 Sensing Inputs)[8]</a> : Updated <a href="#">Table 2</a> : Added Note 12 and referred the same note in description of XRES pin. Updated <a href="#">24-pin QFN (16 Sensing Inputs)[14]</a> : Updated <a href="#">Table 3</a> : Added Note 18 and referred the same note in description of XRES pin. Updated <a href="#">30-ball WLCSP (24 Sensing Inputs)</a> : Updated <a href="#">Table 4</a> : Added Note 21 and referred the same note in description of XRES pin. Updated <a href="#">32-pin QFN (25 Sensing Inputs)[25]</a> : Updated <a href="#">Table 5</a> : Added Note 29 and referred the same note in description of XRES pin. Updated <a href="#">48-pin QFN (31 Sensing Inputs)[31]</a> : Updated <a href="#">Table 6</a> : Added Note 35 and referred the same note in description of XRES pin.  Updated <a href="#">Electrical Specifications</a> : Updated <a href="#">DC GPIO Specifications</a> : Updated <a href="#">Table 10</a> : Updated minimum and maximum values of $V_{IH}$ parameter. Updated <a href="#">Table 11</a> : Updated minimum and maximum values of $V_{IH}$ parameter. Updated <a href="#">AC Chip-Level Specifications</a> : Updated <a href="#">Table 24</a> : Removed minimum and maximum values of “ILO untrimmed frequency”.  Updated <a href="#">Packaging Information</a> : spec 001-09116 – Changed revision from *I to *J.  Completing Sunset Review.
*M	4825924	SLAN	07/07/2015	Added the footnote “All VSS pins should be brought out to one common GND plane” in pinout tables ( <a href="#">Table 1</a> through <a href="#">Table 6</a> ). Updated <a href="#">Packaging Information</a> : spec 001-13937 – Changed revision from *E to *F. Updated to new template.
*N	5068999	ARVI	12/31/2015	Updated hyperlink of “Technical Reference Manual” in all instances across the document. Updated <a href="#">PSoC® Functional Overview</a> : Updated <a href="#">Additional System Resources</a> : Updated description. Updated <a href="#">Development Tool Selection</a> : Removed “Accessories (Emulation and Programming)”. Removed “Build a PSoC Emulator into Your Board”.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

<a href="#">Automotive</a>	<a href="#">cypress.com/go/automotive</a>
<a href="#">Clocks &amp; Buffers</a>	<a href="#">cypress.com/go/clocks</a>
<a href="#">Interface</a>	<a href="#">cypress.com/go/interface</a>
<a href="#">Lighting &amp; Power Control</a>	<a href="#">cypress.com/go/powerpsoc</a>
<a href="#">Memory</a>	<a href="#">cypress.com/go/memory</a>
<a href="#">PSoC</a>	<a href="#">cypress.com/go/psoc</a>
<a href="#">Touch Sensing</a>	<a href="#">cypress.com/go/touch</a>
<a href="#">USB Controllers</a>	<a href="#">cypress.com/go/USB</a>
<a href="#">Wireless/RF</a>	<a href="#">cypress.com/go/wireless</a>

#### PSoC® Solutions

[psoc.cypress.com/solutions](#)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2011-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.