

Welcome to **E-XFL.COM** 

<u>Embedded - Microcontrollers - Application</u>
<u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application charific microcontrollars are angineered to


| Details                 |   |
|-------------------------|---|
| Product Status          | Obsolete  |
| Applications            | Capacitive Sensing  |
| Core Processor          | M8C   |
| Program Memory Type     | FLASH (16kB)  |
| Controller Series       | CY8C20xx7/S   |
| RAM Size                | 2K x 8  |
| Interface               | I <sup>2</sup> C, SPI   |
| Number of I/O           | 29  |
| Voltage - Supply        | 1.71V ~ 5.5V  |
| Operating Temperature   | -40°C ~ 85°C  |
| Mounting Type           | Surface Mount   |
| Package / Case          | 32-UFQFN Exposed Pad  |
| Supplier Device Package | 32-QFN (5x5)  |
| Purchase URL            | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20447-24lqxi |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Logic Block Diagram**



#### Note

Internal voltage regulator for internal circuitry



## **Designing with PSoC Designer**

The PSoC development process can be summarized in the following four steps:

- 1. Select User Modules
- 2. Configure User Modules
- 3. Organize and Connect
- 4. Generate and Verify

#### Select Components

PSoC Designer provides a library of pre-built, pre-tested hardware peripheral components called "user modules". User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure Components**

Each of the User Modules you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the User Module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

#### **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.



## 16-pin QFN (10 Sensing Inputs)[8]

Table 2. Pin Definitions - CY8C20237, CY8C20247/S [9]

| Pin | Ту      | ре     | Name     | Description  |
|-----|---------|--------|----------|--|
| No. | Digital | Analog | Name     | Description  |
| 1   | I/O     | ı      | P2[5]    | Crystal output (XOut)  |
| 2   | I/O     | ı      | P2[3]    | Crystal input (XIn)  |
| 3   | IOHR    | I      | P1[7]    | I <sup>2</sup> C SCL, SPI SS   |
| 4   | IOHR    | I      | P1[5]    | I <sup>2</sup> C SDA, SPI MISO   |
| 5   | IOHR    | ı      | P1[3]    | SPI CLK  |
| 6   | IOHR    | I      | P1[1]    | ISSP CLK <sup>[10]</sup> , I <sup>2</sup> C SCL, SPI<br>MOSI                 |
| 7   | Po      | Power  |          | Ground connection <sup>[13]</sup>  |
| 8   | IOHR    | I      | P1[0]    | ISSP DATA <sup>[10]</sup> , I <sup>2</sup> C SDA, SPI<br>CLK <sup>[11]</sup> |
| 9   | IOHR    | I      | P1[2]    | Driven Shield Output (optional)  |
| 10  | IOHR    | I      | P1[4]    | Optional external clock (EXTCLK)   |
| 11  | In      | put    | XRES     | Active high external reset with internal pull-down <sup>[12]</sup>           |
| 12  | IOH     | ı      | P0[4]    |  |
| 13  | Po      | wer    | $V_{DD}$ | Supply voltage   |
| 14  | IOH     | I      | P0[7]    |  |
| 15  | IOH     | I      | P0[3]    | Integrating input  |
| 16  | IOH     | ı      | P0[1]    | Integrating input  |

Figure 3. CY8C20237, CY8C20247/S Device AI, XOut, P2[5] P0[4], AI AI, XIn, P2[3] **XRES** AI, I2 C SCL, SPI SS, P1[7] = 3 (Top View) 10= P1[4], EXTCLK, AI AI, I2 C SDA, SPI MISO, P1[5] P1[2], AI AI, ISSP CLK, SPI MOSI, P1[13] ISSP DATA, I2C SDA, SPI CIK, P1[0]

**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

#### Notes

- 8. No center pad.
   9. 13 GPIOs = 10 pins for capacitive sensing+2 pins for I<sup>2</sup>C + 1 pin for modulator capacitor.
   10. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I<sup>2</sup>C bus. Use alternate pins if you encounter issues.

  11. Alternate SPI clock.
- 12. The internal pull down is 5KOhm.
- 13. All VSS pins should be brought out to one common GND plane.




## 24-pin QFN (16 Sensing Inputs)[14]

Table 3. Pin Definitions - CY8C20337, CY8C20347/S [15]

| Pin | Ту      | ре     | Mana     | Description  |
|-----|---------|--------|----------|--|
| No. | Digital | Analog | Name     | Description  |
| 1   | I/O     | I      | P2[5]    | Crystal output (XOut)  |
| 2   | I/O     | I      | P2[3]    | Crystal input (XIn)  |
| 3   | I/O     | I      | P2[1]    |  |
| 4   | IOHR    | I      | P1[7]    | I <sup>2</sup> C SCL, SPI SS   |
| 5   | IOHR    | ĺ      | P1[5]    | I <sup>2</sup> C SDA, SPI MISO   |
| 6   | IOHR    | ĺ      | P1[3]    | SPI CLK  |
| 7   | IOHR    | I      | P1[1]    | ISSP CLK <sup>[16]</sup> , I <sup>2</sup> C SCL, SPI<br>MOSI                 |
| 8   |         |        | NC       | No connection  |
| 9   | Po      | wer    | $V_{SS}$ | Ground connection <sup>[19]</sup>  |
| 10  | IOHR    | I      | P1[0]    | ISSP DATA <sup>[16]</sup> , I <sup>2</sup> C SDA, SPI<br>CLK <sup>[17]</sup> |
| 11  | IOHR    | I      | P1[2]    | Driven Shield Output (optional)  |
| 12  | IOHR    | I      | P1[4]    | Optional external clock input (EXTCLK)                                       |
| 13  | IOHR    | I      | P1[6]    |  |
| 14  | In      | out    | XRES     | Active high external reset with internal pull-down <sup>[18]</sup>           |
| 15  | I/O     | I      | P2[2]    | Driven Shield Output (optional)  |
| 16  | I/O     | I      | P2[4]    | Driven Shield Output (optional)  |
| 17  | IOH     | I      | P0[0]    | Driven Shield Output (optional)  |
| 18  | IOH     | I      | P0[2]    | Driven Shield Output (optional)  |
| 19  | IOH     | I      | P0[4]    |  |
| 20  | Po      | wer    | $V_{DD}$ | Supply voltage   |
| 21  | IOH     | I      | P0[7]    |  |
| 22  | IOH     | I      | P0[3]    | Integrating input  |
| 23  | Po      | wer    | $V_{SS}$ | Ground connection <sup>[19]</sup>  |
| 24  | IOH     | I      | P0[1]    | Integrating input  |
| СР  | Po      | wer    | $V_{SS}$ | Center pad must be connected to ground                                       |

Figure 4. CY8C20337, CY8C20347/S Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

- 14. The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
   15. 19 GPIOs = 16 pins for capacitive sensing+2 pins for I<sup>2</sup>C + 1 pin for modulator capacitor.
- 16. 19 GPIOS = 16 pins for capacitive sensing+2 pins for ICC+1 pin for induction capacitor.


  16. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I<sup>2</sup>C bus. Use alternate pins if you encounter issues.
- 17. Alternate SPI clock.
- 18. The internal pull down is 5KOhm.
- 19. All VSS pins should be brought out to one common GND plane.



### 30-ball WLCSP (24 Sensing Inputs)

Table 4. Pin Definitions – CY8C20767, CY8C20747 30-ball Part Pinout (WLCSP) [20]

|         | Туре                |                |                   |  |
|---------|---------------------|----------------|-------------------|--|
| Pin No. | Digital             | Analog         | Name              | Description  |
| A1      | IOH                 | I              | P0[2]             | Driven Shield Output (optional)  |
| A2      | IOH                 | I              | P0[6]             |  |
| A3      | Pow                 | er             | $V_{\mathrm{DD}}$ | Supply voltage   |
| A4      | IOH                 | ı              | P0[1]             | Integrating Input  |
| A5      | I/O                 | I              | P2[7]             |  |
| B1      | I/O                 | I              | P4[2]             |  |
| B2      | IOH                 | I              | P0[0]             | Driven Shield Output (optional)  |
| B3      | IOH                 | I              | P0[4]             |  |
| B4      | IOH                 | I              | P0[3]             | Integrating Input  |
| B5      | I/O                 | I              | P2[5]             | Crystal Output (Xout)  |
| C1      | I/O                 | I              | P2[2]             | Driven Shield Output (optional)  |
| C2      | I/O                 | I              | P2[4]             | Driven Shield Output (optional)  |
| C3      | I/O                 | I              | P0[7]             |  |
| C4      | IOH                 | I              | P3[2]             |  |
| C5      | I/O                 | I              | P2[3]             | Crystal Input (Xin)  |
| D1      | I/O                 | ı              | P2[0]             |  |
| D2      | I/O                 | I              | P3[0]             |  |
| D3      | I/O                 | I              | P3[1]             |  |
| D4      | I/O                 | I              | P3[3]             |  |
| D5      | I/O                 | I              | P2[1]             |  |
| E1      | Inpu                | ıt             | XRES              | Active high external reset with internal pull-down <sup>[21]</sup>           |
| E2      | IOHR                | I              | P1[6]             |  |
| E3      | IOHR                | I              | P1[4]             | Optional external clock input (EXT CLK)                                      |
| E4      | IOHR                | I              | P1[7]             | I <sup>2</sup> C SCL, SPI SS   |
| E5      | IOHR                | I              | P1[5]             | I <sup>2</sup> C SDA, SPI MISO   |
| F1      | IOHR                | I              | P1[2]             | Driven Shield Output (optional)  |
| F2      | IOHR                | I              | P1[0]             | ISSP DATA <sup>[22]</sup> , I <sup>2</sup> C SDA, SPI<br>CLK <sup>[23]</sup> |
| F3      | Pow                 | er             | $V_{SS}$          | Supply ground <sup>[24]</sup>  |
| F4      | IOHR                | I              | P1[1]             | ISSP CLK <sup>[22]</sup> , I <sup>2</sup> C SCL, SPI<br>MOSI                 |
| F5      | IOHR                | I              | P1[3]             | SPI CLK  |
| LEGEND: | A = Analog, I = Inp | out, O = Outpu | t, OH = 5 mA High | h Output Drive, R = Regulated Output   |



<sup>20. 27</sup> GPIOs = 24 pins for capacitive sensing+2 pins for I<sup>2</sup>C + 1 pin for modulator capacitor.

<sup>21.</sup> The internal pull down is 5KOhm.

<sup>22.</sup> On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I<sup>2</sup>C bus. Use alternate pins if you encounter issues.

<sup>23.</sup> Alternate SPI clock.

<sup>24.</sup> All VSS pins should be brought out to one common GND plane.



#### **DC Chip-Level Specifications**

Table 9 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

#### Table 9. DC Chip-Level Specifications

| Symbol                                  | Description                                   | Conditions  | Min  | Тур  | Max  | Units |
|---|---|---|------|------|------|-------|
| V <sub>DD</sub> <sup>[37, 38, 39]</sup> | Supply voltage                                | See Table 14 on page 17.  | 1.71 | _    | 5.50 | V     |
| I <sub>DD24</sub>                       | Supply current, IMO = 24 MHz                  | Conditions are $V_{DD} \le 3.0$ V, $T_A$ = 25 °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current                         | -    | 2.88 | 4.00 | mA    |
| I <sub>DD12</sub>                       | Supply current, IMO = 12 MHz                  | Conditions are $V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current | _    | 1.71 | 2.60 | mA    |
| I <sub>DD6</sub>                        | Supply current, IMO = 6 MHz                   | Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current                           | -    | 1.16 | 1.80 | mA    |
| I <sub>SB0</sub> [40, 41, 42, 43]       | Deep sleep current                            | $V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , I/O regulator turned off   | -    | 0.10 | 1.1  | μА    |
| I <sub>SB1</sub> [40, 41, 42, 43]       | Standby current with POR, LVD and sleep timer | $V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , I/O regulator turned off   | _    | 1.07 | 1.50 | μА    |
| I <sub>SBI2C</sub> [40, 41, 42, 43]     | Standby current with I <sup>2</sup> C enabled | Conditions are $V_{DD}$ = 3.3 V, $T_A$ = 25 °C and CPU = 24 MHz   | _    | 1.64 | -    | μА    |

#### Notes

<sup>Notes
37. When V<sub>DD</sub> remains in the range from 1.71 V to 1.9 V for more than 50 µs, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 µs to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR<sub>POWER\_UP</sub> parameter.
38. If powering down in standby sleep mode, to properly detect and recover from a V<sub>DD</sub> brown out condition any of the following actions must be taken:

a. Bring the device out of sleep before powering down.
b. Assure that V<sub>DD</sub> falls below 100 mV before powering back up.
c. Set the No Buzz bit in the OSC\_CR0 register to keep the voltage monitoring circuit powered during sleep.
d. Increase the buzz rate to assure that the falling edge of V<sub>DD</sub> is captured. The rate is configured through the PSSDC bits in the SLP\_CFG register. For the referenced registers, refer to the Technical Reference Manual. In deep sleep/standby sleep mode, additional low power voltage monitoring circuitry allows V<sub>DD</sub> brown out conditions to be detected and resets the device when V<sub>DD</sub> goes lower than 1.1 V at edge rates slower than 1 V/ms.
39. For proper CapSense block functionality, if the drop in V<sub>DD</sub> exceeds 5% of the base V<sub>DD</sub>, the rate at which V<sub>DD</sub> drops should not exceed 200 mV/s. Base V<sub>DD</sub> can</sup> 

<sup>39.</sup> For proper CapSense block functionality, if the drop in VDD exceeds 5% of the base VDD, the rate at which VDD drops should not exceed 200 mV/s. Base VDD can be between 1.8 V and 5.5 V.

<sup>40.</sup> Errata: When programmable timer 0 is used in "one-shot" mode by setting bit 1 of register 0,B0h (PT0\_CFG), and the timer interrupt is used to wake the device from sleep, the interrupt service routine (ISR) may be executed twice. For more information, see the "Errata" on page 37.
41. Errata: When in sleep mode, if a GPIO interrupt happens simultaneously with a Timer0 or Sleep Timer interrupt, the GPIO interrupt may be missed, and the corresponding GPIO ISR not run. For more information, see the "Errata" on page 37.

<sup>42.</sup> Errata: If an interrupt is posted a short time (within 2.5 CPU cycles) before firmware commands the device to sleep, the interrupt will be missed. For more information, see the "Errata" on page 37.

<sup>43.</sup> Errata: Device wakes up from sleep when an analog interrupt is trigger. For more information, see the "Errata" on page 37.



### **DC GPIO Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 10. 3.0 V to 5.5 V DC GPIO Specifications

| Symbol                | Description   | Conditions  | Min                    | Тур    | Max            | Units |
|-----------------------|---|---|------------------------|--------|----------------|-------|
| R <sub>PU</sub>       | Pull-up resistor  | -   | 4                      | 5.60   | 8              | kΩ    |
| V <sub>OH1</sub>      | High output voltage<br>Port 2 or 3 pins   | $I_{OH} \leq$ 10 $\mu$ A, maximum of 10 mA source current in all I/Os   | V <sub>DD</sub> – 0.20 | _      | _              | V     |
| V <sub>OH2</sub>      | High output voltage<br>Port 2 or 3 Pins   | I <sub>OH</sub> = 1 mA, maximum of 20 mA source current in all I/Os   | V <sub>DD</sub> – 0.90 | _      | _              | V     |
| V <sub>OH3</sub>      | High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1       | $I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os  | V <sub>DD</sub> – 0.20 | -      | -              | ٧     |
| V <sub>OH4</sub>      | High output voltage<br>Port 0 or 1 pins with LDO regulator Disabled<br>for port 1 | I <sub>OH</sub> = 5 mA, maximum of 20 mA source current in all I/Os   | V <sub>DD</sub> – 0.90 | -      | -              | ٧     |
| V <sub>OH5</sub>      | High output voltage<br>Port 1 Pins with LDO Regulator Enabled for<br>3 V out      | I <sub>OH</sub> < 10 μA, V <sub>DD</sub> > 3.1 V, maximum of 4 I/Os all sourcing 5 mA   | 2.85                   | 3.00   | 3.30           | ٧     |
| V <sub>OH6</sub>      | High output voltage Port 1 pins with LDO regulator enabled for 3 V out            | I <sub>OH</sub> = 5 mA, V <sub>DD</sub> > 3.1 V, maximum of 20 mA source current in all I/Os  | 2.20                   | 2.20 – |                | V     |
| V <sub>OH7</sub>      | High output voltage<br>Port 1 pins with LDO enabled for 2.5 V out                 | $I_{OH}$ < 10 $\mu$ A, $V_{DD}$ > 2.7 V, maximum of 20 mA source current in all I/Os  | 2.35                   | 2.50   | 2.75           | V     |
| V <sub>OH8</sub>      | High output voltage<br>Port 1 pins with LDO enabled for 2.5 V out                 | I <sub>OH</sub> = 2 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os  | 1.90                   | _      | -              | V     |
| V <sub>OH9</sub>      | High output voltage<br>Port 1 pins with LDO enabled for 1.8 V out                 | $I_{OH}$ < 10 $\mu$ A, $V_{DD}$ > 2.7 V, maximum of 20 mA source current in all I/Os  | 1.60                   | 1.80   | 2.10           | V     |
| V <sub>OH10</sub>     | High output voltage<br>Port 1 pins with LDO enabled for 1.8 V out                 | I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os  | 1.20                   | _      | -              | V     |
| V <sub>OL</sub>       | Low output voltage  | $I_{OL}$ = 25 mA, $V_{DD}$ > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5]) | -                      | _      | 0.75           | ٧     |
| V <sub>IL</sub>       | Input low voltage   | -   | _                      | _      | 0.80           | V     |
| $V_{IH}$              | Input high voltage  | _   | V <sub>DD</sub> × 0.65 | _      | $V_{DD} + 0.7$ | V     |
| $V_{H}$               | Input hysteresis voltage  | _   | -                      | 80     | _              | mV    |
| I <sub>IL</sub>       | Input leakage (Absolute Value)  | _   | _                      | 0.001  | 1              | μΑ    |
| C <sub>PIN</sub>      | Pin capacitance   | Package and pin dependent Temp = 25 °C  | 0.50                   | 1.70   | 7              | pF    |
| \ /                   |   | threshold voltage of Port1 input  | 0.8                    | V      | _              | _     |
| V <sub>IHLVT3.3</sub> |   | threshold voltage of Port1 input  | 1.4                    | -      | _              | V     |
| V <sub>ILLVT5.5</sub> |   | threshold voltage of Port1 input  | 0.8                    | V      | _              | _     |
| V <sub>IHLVT5.5</sub> | Input High Voltage with low threshold enable set, Enable for Port1                | Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input  | 1.7                    | _      | _              | V     |

#### Note

<sup>44.</sup> Errata: Pull-up resistor on port1 pins cannot be connected to a voltage that is greater than 0.7 V higher than CY8C20xx7/S VDD. For more information see item #7 in "Errata" on page 37.



Table 11. 2.4 V to 3.0 V DC GPIO Specifications

| Symbol                | Description   | Conditions   | Min                    | Тур                    | Max                   | Units |
|-----------------------|---|--|------------------------|------------------------|-----------------------|-------|
| R <sub>PU</sub>       | Pull-up resistor  | -  | 4                      | 5.60                   | 8                     | kΩ    |
| V <sub>OH1</sub>      | High output voltage<br>Port 2 or 3 pins   | $I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os   | V <sub>DD</sub> - 0.20 | _                      | _                     | V     |
| V <sub>OH2</sub>      | High output voltage<br>Port 2 or 3 Pins   | I <sub>OH</sub> = 0.2 mA, maximum of 10 mA source current in all I/Os  | V <sub>DD</sub> - 0.40 | _                      | _                     | V     |
| V <sub>OH3</sub>      | High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1       | I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os   | V <sub>DD</sub> - 0.20 | _                      | _                     | V     |
| V <sub>OH4</sub>      | High output voltage<br>Port 0 or 1 pins with LDO regulator<br>Disabled for Port 1 | I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os  | V <sub>DD</sub> - 0.50 | <sub>DD</sub> - 0.50 – |                       | V     |
| V <sub>OH5A</sub>     | High output voltage<br>Port 1 pins with LDO enabled for 1.8 V<br>out              | $I_{OH}$ < 10 $\mu$ A, $V_{DD}$ > 2.4 V, maximum of 20 mA source current in all I/Os   | 1.50                   | 1.80                   | 2.10                  | V     |
| V <sub>OH6A</sub>     | High output voltage<br>Port 1 pins with LDO enabled for 1.8 V<br>out              | I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os   | 1.20                   | _                      | -                     | V     |
| V <sub>OL</sub>       | Low output voltage  | I <sub>OL</sub> = 10 mA, maximum of 30 mA sink<br>current on even port pins (for example,<br>P0[2] and P1[4]) and 30 mA sink<br>current on odd port pins (for example,<br>P0[3] and P1[5]) | -                      | -                      | 0.75                  | V     |
| V <sub>IL</sub>       | Input low voltage   | -  | _                      | _                      | 0.72                  | V     |
| V <sub>IH</sub>       | Input high voltage  | -  | $V_{DD} \times 0.65$   | _                      | V <sub>DD</sub> + 0.7 | V     |
| V <sub>H</sub>        | Input hysteresis voltage  | -  | _                      | 80                     | _                     | mV    |
| I <sub>IL</sub>       | Input leakage (absolute value)  | _  | _                      | 1                      | 1000                  | nA    |
| C <sub>PIN</sub>      | Capacitive load on pins   | Package and pin dependent<br>Temp = 25 °C  | ependent 0.50 1.70     |                        | 7                     | pF    |
| V <sub>ILLVT2.5</sub> | Input Low Voltage with low threshold enable set, Enable for Port1                 | Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input   | 0.7                    | V                      | _                     |       |
| V <sub>IHLVT2.5</sub> | Input High Voltage with low threshold enable set, Enable for Port1                | Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input   | 1.2                    |                        | _                     | V     |

Table 12. 1.71 V to 2.4 V DC GPIO Specifications

| Symbol           | Description   | Conditions  | Min                    | Тур  | Max | Units |
|------------------|---|---|------------------------|------|-----|-------|
| R <sub>PU</sub>  | Pull-up resistor  | -   | 4                      | 5.60 | 8   | kΩ    |
| V <sub>OH1</sub> | High output voltage<br>Port 2 or 3 pins                                     | $I_{OH}$ = 10 $\mu$ A, maximum of 10 mA source current in all I/Os    |                        |      | -   | V     |
| V <sub>OH2</sub> | High output voltage<br>Port 2 or 3 pins                                     | I <sub>OH</sub> = 0.5 mA, maximum of 10 mA source current in all I/Os | V <sub>DD</sub> – 0.50 | -    | -   | V     |
| V <sub>OH3</sub> | High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1 | $I_{OH}$ = 100 $\mu$ A, maximum of 10 mA source current in all I/Os   | V <sub>DD</sub> – 0.20 | -    | -   | V     |
| V <sub>OH4</sub> | High output voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os   | V <sub>DD</sub> – 0.50 | -    | _   | V     |



Table 12. 1.71 V to 2.4 V DC GPIO Specifications (continued)

| Symbol           | Description                    | Conditions  | Min                    | Тур  | Max                    | Units |
|------------------|--------------------------------|---|------------------------|------|------------------------|-------|
| V <sub>OL</sub>  | Low output voltage             | I <sub>OL</sub> = 5 mA, maximum of 20 mA sink<br>current on even port pins (for example,<br>P0[2] and P1[4]) and 30 mA sink<br>current on odd port pins (for example,<br>P0[3] and P1[5]) | -                      | -    | - 0.40                 |       |
| $V_{IL}$         | Input low voltage              | -   | -                      | _    | 0.30 × V <sub>DD</sub> | V     |
| V <sub>IH</sub>  | Input high voltage             | -   | 0.65 × V <sub>DD</sub> | _    | _                      | V     |
| $V_{H}$          | Input hysteresis voltage       | -   | -                      | 80   | -                      | mV    |
| I <sub>IL</sub>  | Input leakage (absolute value) | -   | -                      | 1    | 1000                   | nA    |
| C <sub>PIN</sub> | Capacitive load on pins        | Package and pin dependent temp = 25 °C  | 0.50                   | 1.70 | 7                      | pF    |

Table 13. GPIO Current Sink and Source Specifications

| Supply<br>Voltage | Mode   | Port 0/1 per I/O (max) | Port 2/3/4 per I/O (max) | Total Current Even<br>Pins (max) | Total Current Odd<br>Pins (max) | Units |
|-------------------|--------|------------------------|--------------------------|----------------------------------|---------------------------------|-------|
| 1.71–2.4          | Sink   | 5                      | 5                        | 20                               | 30                              | mA    |
| 1.71-2.4          | Source | 2                      | 0.5                      | 0.5 10 <sup>[45]</sup>           |                                 | mA    |
| 2.4–3.0           | Sink   | 10                     | 10                       | 30                               | 30                              | mA    |
| 2.4–3.0           | Source | 2                      | 0.2                      | 10                               | [45]                            | mA    |
| 3.0–5.0           | Sink   | 25                     | 25                       | 60                               | 60                              | mA    |
| 3.0–5.0           | Source | 5                      | 1                        | 20                               | [45]                            | mA    |

#### **DC Analog Mux Bus Specifications**

Table 14 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 14. DC Analog Mux Bus Specifications

| Symbol           | Description  | Conditions | Min | Тур | Max | Units |
|------------------|--|------------|-----|-----|-----|-------|
| R <sub>SW</sub>  | Switch resistance to common analog bus                 | -          | _   | _   | 800 | Ω     |
| R <sub>GND</sub> | Resistance of initialization switch to V <sub>SS</sub> | -          | _   | _   | 800 | Ω     |

The maximum pin voltage for measuring  $\rm R_{SW}$  and  $\rm R_{GND}$  is 1.8  $\rm V$ 

### **DC Low Power Comparator Specifications**

Table 15 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 15. DC Comparator Specifications

| Symbol             | Description                            | Conditions                                 | Min | Тур | Max | Units |
|--------------------|--|--|-----|-----|-----|-------|
| $V_{LPC}$          | Low power comparator (LPC) common mode | Maximum voltage limited to V <sub>DD</sub> | 0.2 | 1   | 1.8 | V     |
| I <sub>LPC</sub>   | LPC supply current                     | -  | _   | 10  | 80  | μΑ    |
| V <sub>OSLPC</sub> | LPC voltage offset                     | -  | -   | 2.5 | 30  | mV    |

#### Note

45. Total current (odd + even ports)



### **Comparator User Module Electrical Specifications**

Table 16 lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range:  $-40~^{\circ}\text{C} \le \text{TA} \le 85~^{\circ}\text{C}$ , 1.71 V  $\le V_{DD} \le 5.5~\text{V}$ .

**Table 16. Comparator User Module Electrical Specifications** 

| Symbol            | Description              | Conditions                          | Min | Тур | Max | Units |
|-------------------|--------------------------|-------------------------------------|-----|-----|-----|-------|
| T <sub>COMP</sub> | Comparator response time | 50 mV overdrive                     | _   | 70  | 100 | ns    |
| Offset            | -                        | Valid from 0.2 V to 1.5 V           | _   | 2.5 | 30  | mV    |
| Current           | -                        | Average DC current, 50 mV overdrive | -   | 20  | 80  | μA    |
| PSRR              | Supply voltage > 2 V     | Power supply rejection ratio        | _   | 80  | _   | dB    |
| FORK              | Supply voltage < 2 V     | Power supply rejection ratio        | -   | 40  | _   | dB    |
| Input range       | _                        | _                                   | 0.2 |     | 1.5 | V     |

## **ADC Electrical Specifications**

Table 17. ADC User Module Electrical Specifications

| Symbol              | Description                  | Conditions  | Min                    | Тур                    | Max                    | Units |  |
|---------------------|------------------------------|---|------------------------|------------------------|------------------------|-------|--|
| Input               |                              |   | I.                     |                        |                        |       |  |
| V <sub>IN</sub>     | Input voltage range          | _   | 0                      | -                      | VREFADC                | V     |  |
| C <sub>IIN</sub>    | Input capacitance            | _   | _                      | _                      | 5                      | pF    |  |
| R <sub>IN</sub>     | Input resistance             | Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution                           | 1/(500fF × data clock) | 1/(400fF × data clock) | 1/(300fF × data clock) | Ω     |  |
| Reference           |                              |   |                        |                        |                        |       |  |
| V <sub>REFADC</sub> | ADC reference voltage        | _   | 1.14                   | _                      | 1.26                   | V     |  |
| Conversion Rate     |                              |   | •                      |                        |                        | •     |  |
| F <sub>CLK</sub>    | Data clock                   | Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 21 for accuracy | 2.25                   | -                      | 6                      | MHz   |  |
| S8                  | 8-bit sample rate            | Data clock set to 6 MHz.<br>sample rate = 0.001/<br>(2^Resolution/Data Clock)                       | _                      | 23.43                  | -                      | ksps  |  |
| S10                 | 10-bit sample rate           | Data clock set to 6 MHz.<br>sample rate = 0.001/<br>(2^resolution/data clock)                       | _                      | 5.85                   | -                      | ksps  |  |
| DC Accuracy         |                              |   | •                      |                        |                        | •     |  |
| RES                 | Resolution                   | Can be set to 8, 9, or 10 bit   | 8                      | -                      | 10                     | bits  |  |
| DNL                 | Differential nonlinearity    | _   | -1                     | -                      | +2                     | LSB   |  |
| INL                 | Integral nonlinearity        | _   | -2                     | _                      | +2                     | LSB   |  |
| Е                   | Offset error                 | 8-bit resolution  | 0                      | 3.20                   | 19.20                  | LSB   |  |
| E <sub>OFFSET</sub> | Oliset error                 | 10-bit resolution   | 0                      | 12.80                  | 76.80                  | LSB   |  |
| E <sub>GAIN</sub>   | Gain error                   | For any resolution  | <b>-</b> 5             | _                      | +5                     | %FSR  |  |
| Power               |                              |   |                        |                        |                        |       |  |
| I <sub>ADC</sub>    | Operating current            | _   | _                      | 2.10                   | 2.60                   | mA    |  |
| PSRR                | Power supply rejection ratio | PSRR (V <sub>DD</sub> > 3.0 V)  | _                      | 24                     | -                      | dB    |  |
| ONIX                | Tower supply rejection ratio | PSRR (V <sub>DD</sub> < 3.0 V)  | _                      | 30                     | _                      | dB    |  |



### **AC Chip-Level Specifications**

Table 24 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 24. AC Chip-Level Specifications

| Symbol                               | Description  | Conditions                                | Min  | Тур | Max   | Units |
|--------------------------------------|--|---|------|-----|-------|-------|
| F <sub>IMO24</sub>                   | IMO frequency at 24 MHz Setting                            | -   | 22.8 | 24  | 25.2  | MHz   |
| F <sub>IMO12</sub>                   | IMO frequency at 12 MHz setting                            | -   | 11.4 | 12  | 12.6  | MHz   |
| F <sub>IMO6</sub>                    | IMO frequency at 6 MHz setting                             | -   | 5.7  | 6.0 | 6.3   | MHz   |
| F <sub>CPU</sub>                     | CPU frequency  | -   | 0.75 | _   | 25.20 | MHz   |
| F <sub>32K1</sub>                    | ILO frequency  | -   | 15   | 32  | 50    | kHz   |
| F <sub>32K_U</sub>                   | ILO untrimmed frequency                                    | -   | _    | 32  | _     | kHz   |
| DC <sub>IMO</sub>                    | Duty cycle of IMO  | -   | 40   | 50  | 60    | %     |
| DC <sub>ILO</sub>                    | ILO duty cycle   | -   | 40   | 50  | 60    | %     |
| SR <sub>POWER_UP</sub>               | Power supply slew rate                                     | V <sub>DD</sub> slew rate during power-up | _    | _   | 250   | V/ms  |
| t <sub>XRST</sub>                    | External reset pulse width at power-up                     | After supply voltage is valid             | 1    | _   | _     | ms    |
| t <sub>XRST2</sub>                   | External reset pulse width after power-up <sup>[52]</sup>  | Applies after part has booted             | 10   | _   | _     | μS    |
|                                      | 6 MHz IMO cycle-to-cycle jitter (RMS)                      | -   | -    | 0.7 | 6.7   | ns    |
|                                      | 6 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32  | -   | _    | 4.3 | 29.3  | ns    |
|                                      | 6 MHz IMO period jitter (RMS)                              | -   | _    | 0.7 | 3.3   | ns    |
|                                      | 12 MHz IMO cycle-to-cycle jitter (RMS)                     | -   | _    | 0.5 | 5.2   | ns    |
| t <sub>JIT_IMO</sub> <sup>[53]</sup> | 12 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32 | -   | _    | 2.3 | 5.6   | ns    |
|                                      | 12 MHz IMO period jitter (RMS)                             | -   | _    | 0.4 | 2.6   | ns    |
|                                      | 24 MHz IMO cycle-to-cycle jitter (RMS)                     | _   | _    | 1.0 | 8.7   | ns    |
|                                      | 24 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32 | -   | -    | 1.4 | 6.0   | ns    |
|                                      | 24 MHz IMO period jitter (RMS)                             | _   | -    | 0.6 | 4.0   | ns    |

Note
52. The minimum required XRES pulse length is longer when programming the device (see Table 28 on page 23).
53. See the Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.




## AC I<sup>2</sup>C Specifications

Table 29 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 29. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

| Symbol                   | Description   | Standard<br>Mode |      | Fast Mode           |      | Units |
|--------------------------|---|------------------|------|---------------------|------|-------|
|                          |   | Min              | Max  | Min                 | Max  |       |
| f <sub>SCL</sub>         | SCL clock frequency   | 0                | 100  | 0                   | 400  | kHz   |
| t <sub>HD;STA</sub>      | Hold time (repeated) START condition. After this period, the first clock pulse is generated 4.0 - |                  |      |                     |      | μs    |
| $t_{LOW}$                | LOW period of the SCL clock 4.  |                  | _    | 1.3                 | -    | μs    |
| t <sub>HIGH</sub>        | HIGH Period of the SCL clock  |                  | -    | 0.6                 | _    | μs    |
| t <sub>SU;STA</sub>      | Setup time for a repeated START condition   |                  | -    | 0.6                 | _    | μs    |
| t <sub>HD;DAT</sub> [55] | Data hold time  | 20               | 3.45 | 20                  | 0.90 | μs    |
| t <sub>SU;DAT</sub>      | Data setup time 25  |                  | -    | 100 <sup>[56]</sup> | _    | ns    |
| t <sub>SU;STO</sub>      | Setup time for STOP condition 4   |                  | -    | 0.6                 | _    | μs    |
| t <sub>BUF</sub>         | Bus free time between a STOP and START condition 4.7 –  |                  |      |                     |      | μs    |
| t <sub>SP</sub>          | Pulse width of spikes are suppressed by the input filter  | -                | _    | 0                   | 50   | ns    |

Figure 11. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



#### Notes

 <sup>55.</sup> Errata: To wake up from sleep using I2C hardware address match event, I2C interface needs 20 ns hold time on SDA line with respect to falling edge of SCL. For more information see item #5 in the "Errata" on page 37.
 56. A Fast-Mode I<sup>2</sup>C-bus device can be used in a standard mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.



Table 30. SPI Master AC Specifications

| Symbol               | Description             | Conditions   | Min       | Тур    | Max    | Units      |
|----------------------|-------------------------|--|-----------|--------|--------|------------|
| F <sub>SCLK</sub>    | SCLK clock frequency    | $\begin{array}{c} V_{DD} \geq 2.4 \ V \\ V_{DD} < 2.4 \ V \end{array}$ |           | _<br>_ | 6<br>3 | MHz<br>MHz |
| DC                   | SCLK duty cycle         | -  | -         | 50     | _      | %          |
| t <sub>SETUP</sub>   | MISO to SCLK setup time | $V_{DD} \ge 2.4 \text{ V}$ $V_{DD} < 2.4 \text{ V}$                    | 60<br>100 |        | _<br>_ | ns<br>ns   |
| t <sub>HOLD</sub>    | SCLK to MISO hold time  | -  | 40        | _      | _      | ns         |
| t <sub>OUT_VAL</sub> | SCLK to MOSI valid time | -  | _         | _      | 40     | ns         |
| t <sub>OUT_H</sub>   | MOSI high time          | _  | 40        | _      | _      | ns         |

Figure 12. SPI Master Mode 0 and 2





Figure 13. SPI Master Mode 1 and 3





### **Thermal Impedances**

Table 32. Thermal Impedances per Package

| Package                    | Typical θ <sub>JA</sub> <sup>[57]</sup> |
|----------------------------|---|
| 16-pin SOIC                | 95 °C/W                                 |
| 16-pin QFN                 | 33 °C/W                                 |
| 24-pin QFN <sup>[58]</sup> | 21 °C/W                                 |
| 32-pin QFN <sup>[58]</sup> | 20 °C/W                                 |
| 48-pin QFN <sup>[58]</sup> | 18 °C/W                                 |
| 30-ball WLCSP              | 54 °C/W                                 |

## **Capacitance on Crystal Pins**

Table 33. Typical Package Capacitance on Crystal Pins

| Package    | Package Capacitance |
|------------|---------------------|
| 32-Pin QFN | 3.2 pF              |
| 48-Pin QFN | 3.3 pF              |

## **Solder Reflow Peak Temperature**

Table 34 shows the solder reflow temperature limits that must not be exceeded.

Table 34. Solder Reflow Peak Temperature

| Package       | Maximum Peak Temperature (T <sub>C</sub> ) | Maximum Time above T <sub>C</sub> − 5 °C |
|---------------|--|--|
| 16-pin SOIC   | 260 °C                                     | 30 seconds                               |
| 16-pin QFN    | 260 °C                                     | 30 seconds                               |
| 24-pin QFN    | 260 °C                                     | 30 seconds                               |
| 32-pin QFN    | 260 °C                                     | 30 seconds                               |
| 48-pin QFN    | 260 °C                                     | 30 seconds                               |
| 30-ball WLCSP | 260 °C                                     | 30 seconds                               |

 $<sup>57.</sup> T_J = T_A + Power \times \theta_{JA}$ . 58. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.



## **Acronyms**

The following table lists the acronyms that are used in this document.

Table 36. Acronyms Used in this Document

| Acronym          | Description                             |  |  |  |
|------------------|---|--|--|--|
| AC               | alternating current                     |  |  |  |
| ADC              | analog-to-digital converter             |  |  |  |
| API              | application programming interface       |  |  |  |
| CMOS             | complementary metal oxide semiconductor |  |  |  |
| CPU              | central processing unit                 |  |  |  |
| DAC              | digital-to-analog converter             |  |  |  |
| DC               | direct current                          |  |  |  |
| ESD              | electrostatic discharge                 |  |  |  |
| FSR              | full scale range                        |  |  |  |
| GPIO             | general purpose input/output            |  |  |  |
| I <sup>2</sup> C | inter-integrated circuit                |  |  |  |
| ICE              | in-circuit emulator                     |  |  |  |
| ILO              | internal low speed oscillator           |  |  |  |
| IMO              | internal main oscillator                |  |  |  |
| I/O              | input/output                            |  |  |  |
| ISSP             | in-system serial programming            |  |  |  |
| LCD              | liquid crystal display                  |  |  |  |
| LDO              | low dropout (regulator)                 |  |  |  |
| LED              | light-emitting diode                    |  |  |  |
| LPC              | low power comparator                    |  |  |  |
| LSB              | least-significant bit                   |  |  |  |
| LVD              | low voltage detect                      |  |  |  |
| MCU              | micro-controller unit                   |  |  |  |
| MIPS             | million instructions per second         |  |  |  |
| MISO             | master in slave out                     |  |  |  |
| MOSI             | master out slave in                     |  |  |  |
| MSB              | most-significant bit                    |  |  |  |
| OCD              | on-chip debug                           |  |  |  |
| PCB              | printed circuit board                   |  |  |  |
| POR              | power on reset                          |  |  |  |
| PSRR             | power supply rejection ratio            |  |  |  |
| PWRSYS           | power system                            |  |  |  |
| PSoC             | programmable system-on-chip             |  |  |  |
| QFN              | quad flat no-lead                       |  |  |  |
| SCLK             | serial I <sup>2</sup> C clock           |  |  |  |
| SDA              | serial I <sup>2</sup> C data            |  |  |  |
| SDATA            | serial ISSP data                        |  |  |  |
| SOIC             | small outline integrated circuit        |  |  |  |
| SPI              | serial peripheral interface             |  |  |  |
| SRAM             | static random access memory             |  |  |  |
| SS               | slave select                            |  |  |  |
| USB              | universal serial bus                    |  |  |  |
| WLCSP            | wafer level chip scale package          |  |  |  |

### **Reference Documents**

- Technical reference manual for CY20xx7 devices
- In-system Serial Programming (ISSP) protocol for 20xx7
- Host Sourced Serial Programming for 20xx7 devices

### **Document Conventions**

#### **Units of Measure**

Table 37 lists all the abbreviations used to measure the PSoC devices.

Table 37. Units of Measure

| Symbol | Unit of Measure         |  |  |  |
|--------|-------------------------|--|--|--|
| °C     | degree Celsius          |  |  |  |
| dB     | decibel                 |  |  |  |
| kHz    | kilohertz               |  |  |  |
| ksps   | kilo samples per second |  |  |  |
| kΩ     | kilohm                  |  |  |  |
| MHz    | megahertz               |  |  |  |
| μΑ     | microampere             |  |  |  |
| μS     | microsecond             |  |  |  |
| mA     | milliampere             |  |  |  |
| mm     | millimeter              |  |  |  |
| ms     | millisecond             |  |  |  |
| mV     | millivolt               |  |  |  |
| nA     | nanoampere              |  |  |  |
| ns     | nanosecond              |  |  |  |
| Ω      | ohm                     |  |  |  |
| %      | percent                 |  |  |  |
| pF     | picofarad               |  |  |  |
| V      | volt                    |  |  |  |
| W      | watt                    |  |  |  |



#### **Numeric Naming**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

#### **Glossary**

Crosspoint connection Connection between any GPIO combination via analog multiplexer bus.

Differential non linearity Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly

one LSB apart. Differential non-linearity is a measure of the worst case deviation from the

ideal 1 LSB step.

Hold time Hold time is the time following a clock event during which the data input to a latch or flip-

flop must remain stable in order to guarantee that the latched data is correct.

It is a serial multi-master bus used to connect low speed peripherals to MCU.

Integral nonlinearity It is a term describing the maximum deviation between the ideal output of a DAC/ADC and

the actual output level.

Latch-up current Current at which the latch-up test is conducted according to JESD78 standard (at 125

degree Celsius)

Power supply rejection ratio (PSRR) The PSRR is defined as the ratio of the change in supply voltage to the corresponding

change in output voltage of the device.

Scan The conversion of all sensor capacitances to digital values.

Setup time Period required to prepare a device, machine, process, or system for it to be ready to

function.

Signal-to-noise ratio The ratio between a capacitive finger signal and system noise.

SPI Serial peripheral interface is a synchronous serial data link standard.



### 3. Missed Interrupt During Transition to Sleep

#### **■**Problem Definition

If an interrupt is posted a short time (within 2.5 CPU cycles) before firmware commands the device to sleep, the interrupt will be missed.

#### **■**Parameters Affected

No datasheet parameters are affected.

#### ■Trigger Condition(S)

Triggered by enabling sleep mode just prior to an interrupt.

#### **■**Scope of Impact

The relevant interrupt service routine will not be run.

#### **■**Workaround

None.

#### **■Fix Status**

Will not be fixed

#### **■**Changes

None

#### 4. Wakeup from sleep with analog interrupt

#### **■**Problem Definition

Device wakes up from sleep when an analog interrupt is trigger

#### **■**Parameters Affected

No datasheet parameters are affected.

#### ■Trigger Condition(S)

Triggered by enabling analog interrupt during sleep mode when device operating temperature is 50 °C or above

#### **■**Scope of Impact

Device unexpectedly wakes up from sleep

#### **■**Workaround

Disable the analog interrupt before entering sleep and turn it back on upon wake-up.

#### **■Fix Status**

Will not be fixed

#### **■**Changes

None



#### 5. Wake-up from Sleep with Hardware I2C Address match on Pins P1[0], P1[1]

#### **■**Problem Definition

I2C interface needs 20 ns hold time on SDA line with respect to falling edge of SCL, to wake-up from sleep using I2C hardware address match event.

#### **■**Parameters Affected

 $t_{HD:DAT}$  increased to 20 ns from 0 ns

#### ■Trigger Condition(S)

This is an issue only when all these three conditions are met:


- 1) P1.0 and P1.1 are used as I2C pins,
- 2) Wakeup from sleep with hardware address match feature is enabled, and
- 3) I2C master does not provide 20 ns hold time on SDA with respect to falling edge of SCL.

#### **■**Scope of Impact

These trigger conditions cause the device to never wake-up from sleep based on I2C address match event.

#### ■Workaround

For a design that meets all of the trigger conditions, the following suggested circuit has to be implemented as a work-around. The R and C values proposed are 100 ohm and 200 pF respectively.



#### ■Fix Status

Will not be fixed

#### **■**Changes

None



# **Document History Page**

| Sensors  | Title: CY8C | ·                  | V CapSense <sup>®</sup> | Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximit  |
|----------|-------------|--------------------|-------------------------|--|
| Revision | ECN         | Orig. of<br>Change | Submission<br>Date      | Description of Change  |
| **       | 3276782     | DST                | 06/27/2011              | New silicon and document   |
| *A       | 3327230     | DST                | 07/28/2011              | Changed 48-pin dimensions to 6 × 6 × 0.6 mm QFN Updated pins name in Table 3 on page 9 and removed USB column and updated dimensions for 48-pin parts in Table 35 on page 33 Updated Figure 20 on page 29 Removed ICE and Debugger sections. Removed CY3215 Development Kit and CY3280-20x66 UCC sections. Updated Ordering Information.   |
| *B       | 3403111     | YVA                | 10/12/2011              | Moved status from Advance to Preliminary.  Updated Ordering Information Removed the row named "48-Pin (6 × 6 mm) QFN (OCD)". Changed all 48-pin ordering code column from CY8C20XXX-24LTxx to CY8C20XXX-24LQxx.  Updated 16-pin SOIC and 16-pin QFN package drawings.  |
| *C       | 3473317     | DST                | 12/23/2011              | Updated Features. Updated Pinouts (Removed PSoC in captions of Figure 2, Figure 3, Figure 4 Figure 6, and Figure 7). Updated DC Chip-Level Specifications under Electrical Specifications (Updated typical value of I <sub>DD24</sub> parameter from 3.32 mA to 2.88 mA, updated typical value of I <sub>DD12</sub> parameter from 1.86 mA to 1.71 mA, updated typical value of I <sub>DD6</sub> parameter from 1.13 mA to 1.16 mA, updated maximum value of I <sub>SE</sub> parameter from 0.50 μA to 1.1 μA, added I <sub>SBI2C</sub> parameter and its details). Updated DC GPIO Specifications under Electrical Specifications (Added the parameters namely V <sub>ILLVT3.3</sub> , V <sub>IHLVT3.3</sub> , V <sub>IHLVT5.5</sub> , V <sub>IHLVT5.5</sub> and their details Table 10, added the parameters namely V <sub>ILLVT3.3</sub> , V <sub>IHLVT2.5</sub> , V <sub>IHLVT2.5</sub> and their details Table 11). Added the following sections namely DC I2C Specifications, Shield Driver D Specifications, and DC IDAC Specifications under Electrical Specifications. Updated AC Chip-Level Specifications (Added the parameter namely t <sub>JIT_IM</sub> and its details). |
| *D       | 3510277     | YVA/DST            | 02/16/2012              | Added CY8C20x37/37S/47/47S/67/67S part numbers and changed title to "1. V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders" Updated Features. Modified comparator blocks in Logic Block Diagram. Replaced SmartSense with SmartSense auto-tuning. Added CY8C20xx7S part numbers in Pin Definitions. Added footnote for Table 20. Updated Table 21 and Table 22 and added Table 23. Updated F <sub>32K1</sub> min value. Updated data hold time min values. Updated CY8C206x7 part information in Table "Emulation and Programming Accessories". Updated Ordering Information.   |
| *E       | 3539259     | DST                | 03/01/2012              | Changed Datasheet status from Preliminary to Final. Updated all Pinouts to include Driven Shield Output (optional) information. Updated Min value for V <sub>LPC</sub> Table 15. Updated Offset and Input range in Table 16.   |



## **Document History Page** (continued)

| Sensors  | Title: CY8C |                    | V CapSense <sup>®</sup> ( | Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximity  |
|----------|-------------|--------------------|---------------------------|---|
| Revision | ECN         | Orig. of<br>Change | Submission<br>Date        | Description of Change   |
| *F       | 3645807     | DST/BVI            | 07/03/2012                | Updated F <sub>SCLK</sub> parameter in the Table 31, "SPI Slave AC Specifications," on page 26 Changed t <sub>OUT_HIGH</sub> to t <sub>OUT_H</sub> in Table 30, "SPI Master AC Specifications," on page 25 Updated Features section, "Programmable pin configurations" bullet: ■ Included the following sub-bullet point - 5 mA source current on port 0 and 1 and 1 mA on port 2,3 and 4 ■ Changed the bullet point "High sink current of 25 mA for each GPIO" to "High sink current of 25 mA for each GPIO. Total 120 mA maximum sink current per chip" ■ Added "QuietZone™ Controller" bullet and updated "Low power CapSense® block with SmartSense™ auto-tuning" bullet. |
| *G       | 3800055     | DST                | 11/23/2012                | Updated package diagrams 001-13937 to *D and 001-57280 to *C revisions.  Changed document title.  Part named changed from CY8C20xx7 to CY8C20xx7/S  Table 20: Update to VIHI2C to match Item #6 in K2 Si Errata document (001-75370)  Updated package diagrams: 51-85068 to *E 001-09116 to *G 001-13937 to *E 001-57280 to *E  |
| *H       | 3881332     | SRLI               | 02/04/2013                | Updated Features: Added Note "Please contact your nearest sales office for additional details." and referred the same note in "24 Sensing Inputs – 30-pin WLCSP".   |
| *        | 3993458     | DST                | 05/07/2013                | Updated Electrical Specifications (Updated DC GPIO Specifications (Updated heading of third column as "Port 0/1 per I/O (max)" for Table 13)).  Updated Packaging Information: spec 001-09116 – Changed revision from *G to *H (Figure 17).  Added Errata.  |
| *J       | 4081796     | DST                | 07/31/2013                | Added Errata footnotes (Note 40, 41, 42, 43, 44).  Updated already existing footnotes (Note 50, 51, 55) as Errata footnotes.  Updated Electrical Specifications: Updated DC Chip-Level Specifications: Added Note 40, 41, 42, 43 and referred the same notes in I <sub>SB0</sub> , I <sub>SB1</sub> , I <sub>SB12C</sub> parameters.  Updated DC GPIO Specifications: Added Note 44 and referred the same note in description of V <sub>ILLVT3.3</sub> parameter in Table 10.  Updated DC I2C Specifications: Updated Note 50, 51 referred in Table 20.  Updated AC I2C Specifications: Updated Note 55 referred in Table 29.  Updated to new template.                       |