



Welcome to [E-XFL.COM](#)

**[Embedded - Microcontrollers - Application Specific](#): Tailored Solutions for Precision and Performance**

**[Embedded - Microcontrollers - Application Specific](#)** represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

**What Are [Embedded - Microcontrollers - Application Specific](#)?**

Application specific microcontrollers are engineered to

#### Details

Product Status	Active
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (8kB)
Controller Series	CY8C20xx7/S
RAM Size	1K x 8
Interface	I <sup>2</sup> C, SPI
Number of I/O	36
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-QFN (6x6)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20637-24lqxi">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20637-24lqxi</a>

## Contents

<b>PSoC® Functional Overview</b> .....	<b>4</b>	DC IDAC Specifications .....	20
PSoC Core .....	4	AC Chip-Level Specifications .....	21
CapSense System .....	4	AC General Purpose I/O Specifications .....	22
Additional System Resources .....	5	AC Comparator Specifications .....	22
<b>Getting Started</b> .....	<b>5</b>	AC External Clock Specifications .....	22
Application Notes/Design Guides .....	5	AC Programming Specifications .....	23
Development Kits .....	5	AC I2C Specifications .....	24
Training .....	5	<b>Packaging Information</b> .....	<b>27</b>
CYPros Consultants .....	5	Thermal Impedances .....	30
Solutions Library .....	5	Capacitance on Crystal Pins .....	30
Technical Support .....	5	Solder Reflow Peak Temperature .....	30
<b>Designing with PSoC Designer</b> .....	<b>6</b>	<b>Development Tool Selection</b> .....	<b>31</b>
Select Components .....	6	Software .....	31
Configure Components .....	6	Development Kits .....	31
Organize and Connect .....	6	Evaluation Tools .....	31
Generate, Verify, and Debug .....	6	Device Programmers .....	32
<b>Pinouts</b> .....	<b>7</b>	Third Party Tools .....	32
16-pin SOIC (10 Sensing Inputs) .....	7	<b>Ordering Information</b> .....	<b>33</b>
16-pin QFN (10 Sensing Inputs)[9] .....	8	Ordering Code Definitions .....	34
24-pin QFN (16 Sensing Inputs)[15] .....	9	<b>Acronyms</b> .....	<b>35</b>
30-ball WLCSP (24 Sensing Inputs) .....	10	<b>Reference Documents</b> .....	<b>35</b>
32-pin QFN (25 Sensing Inputs)[26] .....	11	Document Conventions .....	35
48-pin QFN (31 Sensing Inputs)[32] .....	12	Units of Measure .....	35
<b>Electrical Specifications</b> .....	<b>13</b>	Numeric Naming .....	36
Absolute Maximum Ratings .....	13	<b>Glossary</b> .....	<b>36</b>
Operating Temperature .....	13	<b>Errata</b> .....	<b>37</b>
DC Chip-Level Specifications .....	14	CY8C20xx7/S Qualification Status .....	37
DC GPIO Specifications .....	15	CY8C20xx7/S Errata Summary .....	37
DC Analog Mux Bus Specifications .....	17	<b>Document History Page</b> .....	<b>41</b>
DC Low Power Comparator Specifications .....	17	<b>Sales, Solutions, and Legal Information</b> .....	<b>45</b>
Comparator User Module Electrical Specifications .....	18	Worldwide Sales and Design Support .....	45
ADC Electrical Specifications .....	18	Products .....	45
DC POR and LVD Specifications .....	19	PSoC® Solutions .....	45
DC Programming Specifications .....	19	Cypress Developer Community .....	45
DC I2C Specifications .....	20	Technical Support .....	45
Shield Driver DC Specifications .....	20		



## DC GPIO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 10. 3.0 V to 5.5 V DC GPIO Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
$R_{PU}$	Pull-up resistor	–	4	5.60	8	$k\Omega$
$V_{OH1}$	High output voltage Port 2 or 3 pins	$I_{OH} \leq 10\ \mu\text{A}$ , maximum of 10 mA source current in all I/Os	$V_{DD} - 0.20$	–	–	V
$V_{OH2}$	High output voltage Port 2 or 3 Pins	$I_{OH} = 1\ \text{mA}$ , maximum of 20 mA source current in all I/Os	$V_{DD} - 0.90$	–	–	V
$V_{OH3}$	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	$I_{OH} < 10\ \mu\text{A}$ , maximum of 10 mA source current in all I/Os	$V_{DD} - 0.20$	–	–	V
$V_{OH4}$	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	$I_{OH} = 5\ \text{mA}$ , maximum of 20 mA source current in all I/Os	$V_{DD} - 0.90$	–	–	V
$V_{OH5}$	High output voltage Port 1 Pins with LDO Regulator Enabled for 3 V out	$I_{OH} < 10\ \mu\text{A}$ , $V_{DD} > 3.1\ \text{V}$ , maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.30	V
$V_{OH6}$	High output voltage Port 1 pins with LDO regulator enabled for 3 V out	$I_{OH} = 5\ \text{mA}$ , $V_{DD} > 3.1\ \text{V}$ , maximum of 20 mA source current in all I/Os	2.20	–	–	V
$V_{OH7}$	High output voltage Port 1 pins with LDO enabled for 2.5 V out	$I_{OH} < 10\ \mu\text{A}$ , $V_{DD} > 2.7\ \text{V}$ , maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
$V_{OH8}$	High output voltage Port 1 pins with LDO enabled for 2.5 V out	$I_{OH} = 2\ \text{mA}$ , $V_{DD} > 2.7\ \text{V}$ , maximum of 20 mA source current in all I/Os	1.90	–	–	V
$V_{OH9}$	High output voltage Port 1 pins with LDO enabled for 1.8 V out	$I_{OH} < 10\ \mu\text{A}$ , $V_{DD} > 2.7\ \text{V}$ , maximum of 20 mA source current in all I/Os	1.60	1.80	2.10	V
$V_{OH10}$	High output voltage Port 1 pins with LDO enabled for 1.8 V out	$I_{OH} = 1\ \text{mA}$ , $V_{DD} > 2.7\ \text{V}$ , maximum of 20 mA source current in all I/Os	1.20	–	–	V
$V_{OL}$	Low output voltage	$I_{OL} = 25\ \text{mA}$ , $V_{DD} > 3.3\ \text{V}$ , maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	–	–	0.75	V
$V_{IL}$	Input low voltage	–	–	–	0.80	V
$V_{IH}$	Input high voltage	–	$V_{DD} \times 0.65$	–	$V_{DD} + 0.7$	V
$V_H$	Input hysteresis voltage	–	–	80	–	mV
$I_{IL}$	Input leakage (Absolute Value)	–	–	0.001	1	$\mu\text{A}$
$C_{PIN}$	Pin capacitance	Package and pin dependent Temp = $25^{\circ}\text{C}$	0.50	1.70	7	pF
$V_{ILLVT3.3}$	Input Low Voltage with low threshold enable set, Enable for Port1 [44]	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.8	V	–	–
$V_{IHLVT3.3}$	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.4	–	–	V
$V_{ILLVT5.5}$	Input Low Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.8	V	–	–
$V_{IHLVT5.5}$	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.7	–	–	V

### Note

44. **Errata:** Pull-up resistor on port1 pins cannot be connected to a voltage that is greater than 0.7 V higher than CY8C20xx7/S VDD. For more information see item #7 in "Errata" on page 37.

**Table 11. 2.4 V to 3.0 V DC GPIO Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
R <sub>PU</sub>	Pull-up resistor	–	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 pins	I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	–	–	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 Pins	I <sub>OH</sub> = 0.2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.40	–	–	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	–	–	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.50	–	–	V
V <sub>OH5A</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> < 10 μA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V <sub>OH6A</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	–	–	V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	–	–	0.75	V
V <sub>IL</sub>	Input low voltage	–	–	–	0.72	V
V <sub>IH</sub>	Input high voltage	–	V <sub>DD</sub> × 0.65	–	V <sub>DD</sub> + 0.7	V
V <sub>H</sub>	Input hysteresis voltage	–	–	80	–	mV
I <sub>IL</sub>	Input leakage (absolute value)	–	–	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF
V <sub>ILLVT2.5</sub>	Input Low Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.7	V	–	
V <sub>IHLVT2.5</sub>	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.2		–	V

**Table 12. 1.71 V to 2.4 V DC GPIO Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
R <sub>PU</sub>	Pull-up resistor	–	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 pins	I <sub>OH</sub> = 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	–	–	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 pins	I <sub>OH</sub> = 0.5 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.50	–	–	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	I <sub>OH</sub> = 100 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	–	–	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.50	–	–	V

### Comparator User Module Electrical Specifications

Table 16 lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range:  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ ,  $1.71\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ .

**Table 16. Comparator User Module Electrical Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
$T_{\text{COMP}}$	Comparator response time	50 mV overdrive	–	70	100	ns
Offset	–	Valid from 0.2 V to 1.5 V	–	2.5	30	mV
Current	–	Average DC current, 50 mV overdrive	–	20	80	$\mu\text{A}$
PSRR	Supply voltage > 2 V	Power supply rejection ratio	–	80	–	dB
	Supply voltage < 2 V	Power supply rejection ratio	–	40	–	dB
Input range	–	–	0.2		1.5	V

### ADC Electrical Specifications

**Table 17. ADC User Module Electrical Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
<b>Input</b>						
$V_{\text{IN}}$	Input voltage range	–	0	–	$V_{\text{REFADC}}$	V
$C_{\text{IIN}}$	Input capacitance	–	–	–	5	pF
$R_{\text{IN}}$	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	$1/(500\text{fF} \times \text{data clock})$	$1/(400\text{fF} \times \text{data clock})$	$1/(300\text{fF} \times \text{data clock})$	$\Omega$
<b>Reference</b>						
$V_{\text{REFADC}}$	ADC reference voltage	–	1.14	–	1.26	V
<b>Conversion Rate</b>						
$F_{\text{CLK}}$	Data clock	Source is chip's internal main oscillator. See <a href="#">AC Chip-Level Specifications on page 21</a> for accuracy	2.25	–	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. sample rate = $0.001/(2^{\text{Resolution}}/\text{Data Clock})$	–	23.43	–	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. sample rate = $0.001/(2^{\text{resolution}}/\text{data clock})$	–	5.85	–	ksps
<b>DC Accuracy</b>						
RES	Resolution	Can be set to 8, 9, or 10 bit	8	–	10	bits
DNL	Differential nonlinearity	–	–1	–	+2	LSB
INL	Integral nonlinearity	–	–2	–	+2	LSB
$E_{\text{OFFSET}}$	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
$E_{\text{GAIN}}$	Gain error	For any resolution	–5	–	+5	%FSR
<b>Power</b>						
$I_{\text{ADC}}$	Operating current	–	–	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR ( $V_{DD} > 3.0\text{ V}$ )	–	24	–	dB
		PSRR ( $V_{DD} < 3.0\text{ V}$ )	–	30	–	dB

## DC POR and LVD Specifications

Table 18 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 18. DC POR and LVD Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
V <sub>POR0</sub>	1.66 V selected in PSoC Designer	V <sub>DD</sub> must be greater than or equal to 1.71 V during startup, reset from the XRES pin, or reset from watchdog.	1.61	1.66	1.71	V
V <sub>POR1</sub>	2.36 V selected in PSoC Designer		–	2.36	2.41	V
V <sub>POR2</sub>	2.60 V selected in PSoC Designer		–	2.60	2.66	V
V <sub>POR3</sub>	2.82 V selected in PSoC Designer		–	2.82	2.95	V
V <sub>LVD0</sub>	2.45 V selected in PSoC Designer	–	2.40	2.45	2.51	V
V <sub>LVD1</sub>	2.71 V selected in PSoC Designer		2.64 <sup>[46]</sup>	2.71	2.78	V
V <sub>LVD2</sub>	2.92 V selected in PSoC Designer		2.85 <sup>[47]</sup>	2.92	2.99	V
V <sub>LVD3</sub>	3.02 V selected in PSoC Designer		2.95 <sup>[48]</sup>	3.02	3.09	V
V <sub>LVD4</sub>	3.13 V selected in PSoC Designer		3.06	3.13	3.20	V
V <sub>LVD5</sub>	1.90 V selected in PSoC Designer		1.84	1.90	2.32	V
V <sub>LVD6</sub>	1.80 V selected in PSoC Designer		1.75 <sup>[49]</sup>	1.80	1.84	V
V <sub>LVD7</sub>	4.73 V selected in PSoC Designer		4.62	4.73	4.83	V

## DC Programming Specifications

Table 19 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 19. DC Programming Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
V <sub>DDIWRITE</sub>	Supply voltage for flash write operations	–	1.71	–	5.25	V
I <sub>DDP</sub>	Supply current during programming or verify	–	–	5	25	mA
V <sub>ILP</sub>	Input low voltage during programming or verify	See appropriate “DC GPIO Specifications” on page 15	–	–	V <sub>IL</sub>	V
V <sub>IHP</sub>	Input high voltage during programming or verify	See appropriate “DC GPIO Specifications” on page 15	V <sub>IH</sub>	–	–	V
I <sub>ILP</sub>	Input current when Applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	–	–	0.2	mA
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	–	–	1.5	mA
V <sub>OLP</sub>	Output low voltage during programming or verify	–	–	–	V <sub>SS</sub> + 0.75	V
V <sub>OHP</sub>	Output high voltage during programming or verify	See appropriate “DC GPIO Specifications” on page 15. For V <sub>DD</sub> > 3V use V <sub>OH4</sub> in Table 10 on page 15.	V <sub>OH</sub>	–	V <sub>DD</sub>	V
Flash <sub>ENPB</sub>	Flash write endurance	Erase/write cycles per block	50,000	–	–	–
Flash <sub>DR</sub>	Flash data retention	Following maximum Flash write cycles; ambient temperature of 55 °C	20	–	–	Years

### Notes

46. Always greater than 50 mV above V<sub>PPOR1</sub> voltage for falling supply.  
 47. Always greater than 50 mV above V<sub>PPOR2</sub> voltage for falling supply.  
 48. Always greater than 50 mV above V<sub>PPOR3</sub> voltage for falling supply.  
 49. Always greater than 50 mV above V<sub>PPOR0</sub> voltage for falling supply.



## DC I<sup>2</sup>C Specifications

Table 20 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 20. DC I<sup>2</sup>C Specifications<sup>[50]</sup>**

Symbol	Description	Conditions	Min	Typ	Max	Units
V <sub>ILI2C</sub>	Input low level	$3.1\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	–	–	$0.25 \times V_{DD}$	V
		$2.5\text{ V} \leq V_{DD} \leq 3.0\text{ V}$	–	–	$0.3 \times V_{DD}$	V
		$1.71\text{ V} \leq V_{DD} \leq 2.4\text{ V}$	–	–	$0.3 \times V_{DD}$	V
V <sub>IHI2C</sub>	Input high level	$1.71\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$0.65 \times V_{DD}$	–	$V_{DD}^{+}$ $0.7\text{ V}^{[51]}$	V

## Shield Driver DC Specifications

Table 21 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 21. Shield Driver DC Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
V <sub>Ref</sub>	Reference buffer output	$1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0.942	–	1.106	V
V <sub>RefHi</sub>	Reference buffer output	$1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.104	–	1.296	V

## DC IDAC Specifications

Table 22 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 22. DC IDAC Specifications (8-bit IDAC)**

Symbol	Description	Min	Typ	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	–1	–	1	LSB	–
IDAC_DNL	Integral nonlinearity	–2	–	2	LSB	–
IDAC_Current	Range = 4x	138	–	169	μA	DAC setting = 127 dec
	Range = 8x	138	–	169	μA	DAC setting = 64 dec

**Table 23. DC IDAC Specifications (7-bit IDAC)**

Symbol	Description	Min	Typ	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	–1	–	1	LSB	–
IDAC_DNL	Integral nonlinearity	–2	–	2	LSB	–
IDAC_Current	Range = 4x	137	–	168	μA	DAC setting = 127 dec
	Range = 8x	138	–	169	μA	DAC setting = 64 dec

### Notes

50. Errata: Pull-up resistors on I2C interface cannot be connected to a supply voltage that is more than 0.7 V higher than the CY8C20xx7/S power supply. For more information see item #6 in the "Errata" on page 37.

51. Errata: For more information see item #6 in the "Errata" on page 37.



## AC Chip-Level Specifications

Table 24 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 24. AC Chip-Level Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
F <sub>IMO24</sub>	IMO frequency at 24 MHz Setting	—	22.8	24	25.2	MHz
F <sub>IMO12</sub>	IMO frequency at 12 MHz setting	—	11.4	12	12.6	MHz
F <sub>IMO6</sub>	IMO frequency at 6 MHz setting	—	5.7	6.0	6.3	MHz
F <sub>CPU</sub>	CPU frequency	—	0.75	—	25.20	MHz
F <sub>32K1</sub>	ILO frequency	—	15	32	50	kHz
F <sub>32K_U</sub>	ILO untrimmed frequency	—	—	32	—	kHz
DC <sub>IMO</sub>	Duty cycle of IMO	—	40	50	60	%
DC <sub>ILO</sub>	ILO duty cycle	—	40	50	60	%
SR <sub>POWER_UP</sub>	Power supply slew rate	V <sub>DD</sub> slew rate during power-up	—	—	250	V/ms
t <sub>XRST</sub>	External reset pulse width at power-up	After supply voltage is valid	1	—	—	ms
t <sub>XRST2</sub>	External reset pulse width after power-up <sup>[52]</sup>	Applies after part has booted	10	—	—	μs
t <sub>JIT_IMO</sub> <sup>[53]</sup>	6 MHz IMO cycle-to-cycle jitter (RMS)	—	—	0.7	6.7	ns
	6 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	—	—	4.3	29.3	ns
	6 MHz IMO period jitter (RMS)	—	—	0.7	3.3	ns
	12 MHz IMO cycle-to-cycle jitter (RMS)	—	—	0.5	5.2	ns
	12 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	—	—	2.3	5.6	ns
	12 MHz IMO period jitter (RMS)	—	—	0.4	2.6	ns
	24 MHz IMO cycle-to-cycle jitter (RMS)	—	—	1.0	8.7	ns
	24 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	—	—	1.4	6.0	ns
	24 MHz IMO period jitter (RMS)	—	—	0.6	4.0	ns

### Note

52. The minimum required XRES pulse length is longer when programming the device (see Table 28 on page 23).

53. See the Cypress Jitter Specifications application note, [Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054](#) for more information.


## AC I<sup>2</sup>C Specifications

Table 29 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 29. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins**

Symbol	Description	Standard Mode		Fast Mode		Units
		Min	Max	Min	Max	
$f_{SCL}$	SCL clock frequency	0	100	0	400	kHz
$t_{HD;STA}$	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	–	0.6	–	$\mu$ s
$t_{LOW}$	LOW period of the SCL clock	4.7	–	1.3	–	$\mu$ s
$t_{HIGH}$	HIGH Period of the SCL clock	4.0	–	0.6	–	$\mu$ s
$t_{SU;STA}$	Setup time for a repeated START condition	4.7	–	0.6	–	$\mu$ s
$t_{HD;DAT}^{[55]}$	Data hold time	20	3.45	20	0.90	$\mu$ s
$t_{SU;DAT}$	Data setup time	250	–	100 <sup>[56]</sup>	–	ns
$t_{SU;STO}$	Setup time for STOP condition	4.0	–	0.6	–	$\mu$ s
$t_{BUF}$	Bus free time between a STOP and START condition	4.7	–	1.3	–	$\mu$ s
$t_{SP}$	Pulse width of spikes are suppressed by the input filter	–	–	0	50	ns

**Figure 11. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus**






### Notes


55. **Errata:** To wake up from sleep using I2C hardware address match event, I2C interface needs 20 ns hold time on SDA line with respect to falling edge of SCL. For more information see item #5 in the "Errata" on page 37.
56. A Fast-Mode I<sup>2</sup>C-bus device can be used in a standard mode I<sup>2</sup>C-bus system, but the requirement  $t_{SU;DAT} \geq 250$  ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250$  ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.

**Table 31. SPI Slave AC Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
$F_{SCLK}$	SCLK clock frequency	—	—	—	4	MHz
$t_{LOW}$	SCLK low time	—	42	—	—	ns
$t_{HIGH}$	SCLK high time	—	42	—	—	ns
$t_{SETUP}$	MOSI to SCLK setup time	—	30	—	—	ns
$t_{HOLD}$	SCLK to MOSI hold time	—	50	—	—	ns
$t_{SS\_MISO}$	SS high to MISO valid	—	—	—	153	ns
$t_{SCLK\_MISO}$	SCLK to MISO valid	—	—	—	125	ns
$t_{SS\_HIGH}$	SS high time	—	50	—	—	ns
$t_{SS\_CLK}$	Time from SS low to first SCLK	—	$2/SCLK$	—	—	ns
$t_{CLK\_SS}$	Time from last SCLK to SS high	—	$2/SCLK$	—	—	ns

**Figure 14. SPI Slave Mode 0 and 2**
**SPI Slave, modes 0 and 2**

**Figure 15. SPI Slave Mode 1 and 3**
**SPI Slave, modes 1 and 3**


**Figure 20. 48-Pin (6 x 6 x 0.6 mm) QFN**

**NOTES:**

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT: 68 ± 7 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-57280 \*E

**Important Notes**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at [http://www.amkor.com/products/notes\\_papers/MLFAppNote.pdf](http://www.amkor.com/products/notes_papers/MLFAppNote.pdf).
- Pinned vias for thermal conduction are not required for the low power PSoC device.

## Development Tool Selection

### Software

#### *PSoC Designer™*

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, in-system programming support, and built-in support for third-party assemblers and C compilers. PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family. PSoC Designer is available free of charge at <http://www.cypress.com/psocdesigner> and includes a free C compiler.

#### *PSoC Designer Software Subsystems*

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### *PSoC Programmer*

PSoC Programmer is flexible enough and is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube in-circuit Emulator and PSoC MiniProg. PSoC programmer is available free of cost at <http://www.cypress.com/psocprogrammer>.

### Development Kits

All development kits are sold at the [Cypress Online Store](#).

### Evaluation Tools

All evaluation tools are sold at the [Cypress Online Store](#).

#### *CY3210-MiniProg1*

The **CY3210-MiniProg1 kit** allows you to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- 28-pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### *CY3210-PSoCEval1*

The **CY3210-PSoCEval1 kit** features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of bread-boarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- Two 28-pin CY8C29466-24PXI PDIP PSoC device samples
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

## Ordering Information

Table 35 lists the CY8C20x37/47/67/S PSoC devices' key package features and ordering codes.

**Table 35. PSoC Device Key Features and Ordering Information**


Ordering Code	Package	Flash (Bytes)	SRAM (Bytes)	CapSense Sensors	Digital I/O Pins	Analog Inputs <sup>[59]</sup>	XRES Pin	ADC
CY8C20237-24SXI	16-pin SOIC	8 K	1 K	10	13	13	Yes	Yes
CY8C20247S-24SXI	16-pin SOIC	16 K	2 K	10	13	13	Yes	Yes
CY8C20237-24LKXI	16-pin QFN	8 K	1 K	10	13	13	Yes	Yes
CY8C20237-24LKXIT	16-pin QFN (Tape and Reel)	8 K	1 K	10	13	13	Yes	Yes
CY8C20247S-24LKXI	16-pin QFN	16 K	2 K	10	13	13	Yes	Yes
CY8C20247S-24LKXIT	16-pin QFN (Tape and Reel)	16 K	2 K	10	13	13	Yes	Yes
CY8C20337-24LQXI	24-pin QFN	8 K	1 K	16	19	19	Yes	Yes
CY8C20337-24LQXIT	24-pin QFN (Tape and Reel)	8 K	1 K	16	19	19	Yes	Yes
CY8C20347-24LQXI	24-pin QFN	16 K	2 K	16	19	19	Yes	Yes
CY8C20347-24LQXIT	24-pin QFN (Tape and Reel)	16 K	2 K	16	19	19	Yes	Yes
CY8C20347S-24LQXI	24-pin QFN	16 K	2 K	16	19	19	Yes	Yes
CY8C20347S-24LQXIT	24-pin QFN (Tape and Reel)	16 K	2 K	16	19	19	Yes	Yes
CY8C20437-24LQXI	32-pin QFN	8 K	1 K	25	28	28	Yes	Yes
CY8C20437-24LQXIT	32-pin QFN (Tape and Reel)	8 K	1 K	25	28	28	Yes	Yes
CY8C20447-24LQXI	32-pin QFN	16 K	2 K	25	28	28	Yes	Yes
CY8C20447-24LQXIT	32-pin QFN (Tape and Reel)	16 K	2 K	25	28	28	Yes	Yes
CY8C20447S-24LQXI	32-pin QFN	16 K	2 K	25	28	28	Yes	Yes
CY8C20447S-24LQXIT	32-pin QFN (Tape and Reel)	16 K	2 K	25	28	28	Yes	Yes
CY8C20467-24LQXI	32-pin QFN	32 K	2 K	25	28	28	Yes	Yes
CY8C20467-24LQXIT	32-pin QFN (Tape and Reel)	32 K	2 K	25	28	28	Yes	Yes
CY8C20467S-24LQXI	32-pin QFN	32 K	2 K	25	28	28	Yes	Yes
CY8C20467S-24LQXIT	32-pin QFN (Tape and Reel)	32 K	2 K	25	28	28	Yes	Yes
CY8C20637-24LQXI	48-pin QFN	8 K	1 K	31	34	34	Yes	Yes
CY8C20637-24LQXIT	48-pin QFN (Tape and Reel)	8 K	1 K	31	34	34	Yes	Yes
CY8C20647-24LQXI	48-pin QFN	16 K	2 K	31	34	34	Yes	Yes
CY8C20647-24LQXIT	48-pin QFN (Tape and Reel)	16 K	2 K	31	34	34	Yes	Yes
CY8C20647S-24LQXI	48-pin QFN	16 K	2 K	31	34	34	Yes	Yes
CY8C20647S-24LQXIT	48-pin QFN (Tape and Reel)	16 K	2 K	31	34	34	Yes	Yes
CY8C20667-24LQXI	48-pin QFN	32 K	2 K	31	34	34	Yes	Yes
CY8C20667-24LQXIT	48-pin QFN (Tape and Reel)	32 K	2 K	31	34	34	Yes	Yes
CY8C20667S-24LQXI	48-pin QFN	32 K	2 K	31	34	34	Yes	Yes
CY8C20667S-24LQXIT	48-pin QFN (Tape and Reel)	32 K	2 K	31	34	34	Yes	Yes

**Note**

<sup>59</sup>. Dual-function Digital I/O Pins also connect to the common analog mux.

**Table 35. PSoC Device Key Features and Ordering Information** *(continued)*

Ordering Code	Package	Flash (Bytes)	SRAM (Bytes)	CapSense Sensors	Digital I/O Pins	Analog Inputs <sup>[59]</sup>	XRES Pin	ADC
CY8C20767-24FDXC	30-pin WLCSP	32 K	2 K	24	27	27	Yes	Yes
CY8C20767-24FDXCT	30-pin WLCSP (Tape and Reel)	32 K	2 K	24	27	27	Yes	Yes

**Ordering Code Definitions**




## Acronyms

The following table lists the acronyms that are used in this document.

**Table 36. Acronyms Used in this Document**

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CMOS	complementary metal oxide semiconductor
CPU	central processing unit
DAC	digital-to-analog converter
DC	direct current
ESD	electrostatic discharge
FSR	full scale range
GPIO	general purpose input/output
I <sup>2</sup> C	inter-integrated circuit
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
I/O	input/output
ISSP	in-system serial programming
LCD	liquid crystal display
LDO	low dropout (regulator)
LED	light-emitting diode
LPC	low power comparator
LSB	least-significant bit
LVD	low voltage detect
MCU	micro-controller unit
MIPS	million instructions per second
MISO	master in slave out
MOSI	master out slave in
MSB	most-significant bit
OCD	on-chip debug
PCB	printed circuit board
POR	power on reset
PSRR	power supply rejection ratio
PWRSYS	power system
PSoC	programmable system-on-chip
QFN	quad flat no-lead
SCLK	serial I <sup>2</sup> C clock
SDA	serial I <sup>2</sup> C data
SDATA	serial ISSP data
SOIC	small outline integrated circuit
SPI	serial peripheral interface
SRAM	static random access memory
SS	slave select
USB	universal serial bus
WLCSP	wafer level chip scale package

## Reference Documents

- *Technical reference manual for CY20xx7 devices*
- *In-system Serial Programming (ISSP) protocol for 20xx7*
- *Host Sourced Serial Programming for 20xx7 devices*

## Document Conventions

### Units of Measure

[Table 37](#) lists all the abbreviations used to measure the PSoC devices.

**Table 37. Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
dB	decibel
kHz	kilohertz
ksps	kilo samples per second
kΩ	kilohm
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

## Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

## Glossary

Crosspoint connection	Connection between any GPIO combination via analog multiplexer bus.
Differential non linearity	Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step.
Hold time	Hold time is the time following a clock event during which the data input to a latch or flip-flop must remain stable in order to guarantee that the latched data is correct.
I <sup>2</sup> C	It is a serial multi-master bus used to connect low speed peripherals to MCU.
Integral nonlinearity	It is a term describing the maximum deviation between the ideal output of a DAC/ADC and the actual output level.
Latch-up current	Current at which the latch-up test is conducted according to JESD78 standard (at 125 degree Celsius)
Power supply rejection ratio (PSRR)	The PSRR is defined as the ratio of the change in supply voltage to the corresponding change in output voltage of the device.
Scan	The conversion of all sensor capacitances to digital values.
Setup time	Period required to prepare a device, machine, process, or system for it to be ready to function.
Signal-to-noise ratio	The ratio between a capacitive finger signal and system noise.
SPI	Serial peripheral interface is a synchronous serial data link standard.

## Errata

This section describes the errata for the CY8C20xx7/S family. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

### CY8C20xx7/S Qualification Status

Product Status: Production released.

### CY8C20xx7/S Errata Summary

The following Errata items apply to the CY8C20xx7/S datasheet 001-69257.

#### 1. DoubleTimer0 ISR

##### ■Problem Definition

When programmable timer 0 is used in “one-shot” mode by setting bit 1 of register 0, B0h (PT0\_CFG), and the timer interrupt is used to wake the device from sleep, the interrupt service routine (ISR) may be executed twice.

##### ■Parameters Affected

No datasheet parameters are affected.

##### ■Trigger Condition(S)

Triggered by enabling one-shot mode in the timer, and using the timer to wake from sleep mode.

##### ■Scope of Impact

The ISR may be executed twice.

##### ■Workaround

In the ISR, firmware should clear the one-shot bit with a statement such as “and reg[B0h], FDh”

##### ■Fix Status

Will not be fixed

##### ■Changes

None

#### 2. Missed GPIO Interrupt

##### ■Problem Definition

When in sleep mode, if a GPIO interrupt happens simultaneously with a Timer0 or Sleep Timer interrupt, the GPIO interrupt may be missed, and the corresponding GPIO ISR not run.

##### ■Parameters Affected

No datasheet parameters are affected.

##### ■Trigger Condition(S)

Triggered by enabling sleep mode, then having GPIO interrupt occur simultaneously with a Timer 0 or Sleep Timer interrupt.

##### ■Scope of Impact

The GPIO interrupt service routine will not be run.

##### ■Workaround

The system should be architected such that a missed GPIO interrupt may be detected. For example, if a GPIO is used to wake the system to perform some function, the system should detect if the function is not performed, and re-issue the GPIO interrupt. Alternatively, if a GPIO interrupt is required to wake the system, then firmware should disable the Sleep Timer and Timer0. Alternatively, the ISR's for Sleep Timer and Timer0 should manually check the state of the GPIO to determine if the host system has attempted to generate a GPIO interrupt.

##### ■Fix Status

Will not be fixed

##### ■Changes

None

## 6. I2C Port Pin Pull-up Supply Voltage

### ■Problem Definition

Pull-up resistor on I2C interface cannot be connected to a supply voltage that is greater than 0.7 V of CY8C20xx7/S  $V_{DD}$ .

### ■Parameters Affected

None.

### ■Trigger Condition(S)

This problem occurs only when the I2C master is powered at a higher voltage than CY8C20xx7/S.

### ■Scope of Impact

This trigger condition will corrupt the I2C communication between the I2C host and the CY8C20xx7/S CapSense controller.

### ■Workaround

I2C master cannot be powered at a supply voltage that is greater than 0.7 V compared to CY8C20xx7/S supply voltage.

### ■Fix Status

Will not be fixed

### ■Changes

None

## 7. Port1 Pin Voltage

### ■Problem Definition

Pull-up resistor on port1 pins cannot be connected to a voltage that is greater than 0.7 V higher than CY8C20xx7/S  $V_{DD}$ .

### ■Parameters Affected

None.

### ■Trigger Condition(S)

This problem occurs only when port1 pins are at voltage 0.7 V higher than  $V_{DD}$  of CY8C20xx7/S.

### ■Scope of Impact

This trigger condition will not allow CY8C20xx7/S to drive the output signal on port1 pins, input path is unaffected by this condition.

### ■Workaround

Port1 should not be connected to a higher voltage than  $V_{DD}$  of CY8C20xx7/S.

### ■Fix Status

Will not be fixed

### ■Changes

None

**Document History Page** *(continued)*

<b>Document Title: CY8C20xx7/S, 1.8 V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximity Sensors</b> <b>Document Number: 001-69257</b>				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*F	3645807	DST/BVI	07/03/2012	<p>Updated F<sub>SCLK</sub> parameter in the <a href="#">Table 31, “SPI Slave AC Specifications,” on page 26</a></p> <p>Changed t<sub>OUT_HIGH</sub> to t<sub>OUT_H</sub> in <a href="#">Table 30, “SPI Master AC Specifications,” on page 25</a></p> <p>Updated Features section, “Programmable pin configurations” bullet:</p> <ul style="list-style-type: none"> <li>■ Included the following sub-bullet point - 5 mA source current on port 0 and 1 and 1 mA on port 2,3 and 4</li> <li>■ Changed the bullet point “High sink current of 25 mA for each GPIO” to “High sink current of 25 mA for each GPIO. Total 120 mA maximum sink current per chip”</li> <li>■ Added “QuietZone™ Controller” bullet and updated “Low power CapSense® block with SmartSense™ auto-tuning” bullet.</li> </ul> <p>Updated package diagrams 001-13937 to *D and 001-57280 to *C revisions.</p>
*G	3800055	DST	11/23/2012	<p>Changed document title.</p> <p>Part named changed from CY8C20xx7 to CY8C20xx7/S</p> <p>Table 20: Update to VIH2C to match Item #6 in K2 Si Errata document (001-75370)</p> <p>Updated package diagrams:</p> <p>51-85068 to *E 001-09116 to *G 001-13937 to *E 001-42168 to *E 001-57280 to *E</p>
*H	3881332	SRLI	02/04/2013	<p>Updated <a href="#">Features</a>:</p> <p>Added Note “Please contact your nearest sales office for additional details.” and referred the same note in “24 Sensing Inputs – 30-pin WLCSP”.</p>
*I	3993458	DST	05/07/2013	<p>Updated <a href="#">Electrical Specifications</a> (Updated <a href="#">DC GPIO Specifications</a> (Updated heading of third column as “Port 0/1 per I/O (max)” for <a href="#">Table 13</a>)).</p> <p>Updated <a href="#">Packaging Information</a>: spec 001-09116 – Changed revision from *G to *H (<a href="#">Figure 17</a>).</p> <p>Added <a href="#">Errata</a>.</p>
*J	4081796	DST	07/31/2013	<p>Added Errata footnotes (Note 40, 41, 42, 43, 44).</p> <p>Updated already existing footnotes (Note 50, 51, 55) as Errata footnotes.</p> <p>Updated <a href="#">Electrical Specifications</a>: Updated <a href="#">DC Chip-Level Specifications</a>: Added Note 40, 41, 42, 43 and referred the same notes in I<sub>SB0</sub>, I<sub>SB1</sub>, I<sub>SB12C</sub> parameters. Updated <a href="#">DC GPIO Specifications</a>: Added Note 44 and referred the same note in description of V<sub>ILLVT3.3</sub> parameter in <a href="#">Table 10</a>. Updated <a href="#">DC I2C Specifications</a>: Updated Note 50, 51 referred in <a href="#">Table 20</a>. Updated <a href="#">AC I2C Specifications</a>: Updated Note 55 referred in <a href="#">Table 29</a>.</p> <p>Updated to new template.</p>

**Document History Page** *(continued)*

<b>Document Title: CY8C20xx7/S, 1.8 V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximity Sensors</b> <b>Document Number: 001-69257</b>				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*K	4248645	DST	01/16/2014	Updated <a href="#">Pinouts</a> : Updated <a href="#">32-pin QFN (25 Sensing Inputs)[25]</a> : Updated <a href="#">Figure 6</a> .  Updated <a href="#">Packaging Information</a> : spec 001-09116 – Changed revision from *H to *I.
*L	4404150	SLAN	06/10/2014	Updated <a href="#">Pinouts</a> : Updated <a href="#">16-pin SOIC (10 Sensing Inputs)</a> : Updated <a href="#">Table 1</a> : Added Note 6 and referred the same note in description of XRES pin. Updated <a href="#">16-pin QFN (10 Sensing Inputs)[8]</a> : Updated <a href="#">Table 2</a> : Added Note 12 and referred the same note in description of XRES pin. Updated <a href="#">24-pin QFN (16 Sensing Inputs)[14]</a> : Updated <a href="#">Table 3</a> : Added Note 18 and referred the same note in description of XRES pin. Updated <a href="#">30-ball WLCSP (24 Sensing Inputs)</a> : Updated <a href="#">Table 4</a> : Added Note 21 and referred the same note in description of XRES pin. Updated <a href="#">32-pin QFN (25 Sensing Inputs)[25]</a> : Updated <a href="#">Table 5</a> : Added Note 29 and referred the same note in description of XRES pin. Updated <a href="#">48-pin QFN (31 Sensing Inputs)[31]</a> : Updated <a href="#">Table 6</a> : Added Note 35 and referred the same note in description of XRES pin.  Updated <a href="#">Electrical Specifications</a> : Updated <a href="#">DC GPIO Specifications</a> : Updated <a href="#">Table 10</a> : Updated minimum and maximum values of $V_{IH}$ parameter. Updated <a href="#">Table 11</a> : Updated minimum and maximum values of $V_{IH}$ parameter. Updated <a href="#">AC Chip-Level Specifications</a> : Updated <a href="#">Table 24</a> : Removed minimum and maximum values of “ILO untrimmed frequency”.  Updated <a href="#">Packaging Information</a> : spec 001-09116 – Changed revision from *I to *J.  Completing Sunset Review.
*M	4825924	SLAN	07/07/2015	Added the footnote “All VSS pins should be brought out to one common GND plane” in pinout tables ( <a href="#">Table 1</a> through <a href="#">Table 6</a> ). Updated <a href="#">Packaging Information</a> : spec 001-13937 – Changed revision from *E to *F. Updated to new template.
*N	5068999	ARVI	12/31/2015	Updated hyperlink of “Technical Reference Manual” in all instances across the document. Updated <a href="#">PSoC® Functional Overview</a> : Updated <a href="#">Additional System Resources</a> : Updated description. Updated <a href="#">Development Tool Selection</a> : Removed “Accessories (Emulation and Programming)”. Removed “Build a PSoC Emulator into Your Board”.