



Welcome to **E-XFL.COM**

<u>Embedded - Microcontrollers - Application</u>
<u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application enacific microcontrollars are anaineered to

| Details | |
|-------------------------|---|
| Product Status | Active |
| Applications | Capacitive Sensing |
| Core Processor | M8C |
| Program Memory Type | FLASH (8kB) |
| Controller Series | CY8C20xx7/S |
| RAM Size | 1K x 8 |
| Interface | I ² C, SPI |
| Number of I/O | 36 |
| Voltage - Supply | 1.71V ~ 5.5V |
| Operating Temperature | -40°C ~ 85°C |
| Mounting Type | Surface Mount |
| Package / Case | 48-UFQFN Exposed Pad |
| Supplier Device Package | 48-QFN (6x6) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20637-24lqxi |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

| PSoC® Functional Overview | 4 |
|--|----|
| PSoC Core | 4 |
| CapSense System | 4 |
| Additional System Resources | 5 |
| Getting Started | |
| Application Notes/Design Guides | |
| Development Kits | |
| Training | |
| CYPros Consultants | |
| Solutions Library | |
| Technical Support | 5 |
| Designing with PSoC Designer | |
| Select Components | 6 |
| Configure Components | 6 |
| Organize and Connect | 6 |
| Generate, Verify, and Debug | 6 |
| Pinouts | |
| 16-pin SOIC (10 Sensing Inputs) | |
| 16-pin QFN (10 Sensing Inputs)[9] | |
| 24-pin QFN (16 Sensing Inputs)[15] | |
| 30-ball WLCSP (24 Sensing Inputs) | |
| 32-pin QFN (25 Sensing Inputs)[26] | |
| 48-pin QFN (31 Sensing Inputs)[32] | |
| Electrical Specifications | |
| Absolute Maximum Ratings | |
| Operating Temperature | |
| DC Chip-Level Specifications | |
| DC GPIO Specifications | |
| DC Analog Mux Bus Specifications | |
| DC Low Power Comparator Specifications | |
| Comparator User Module Electrical Specifications . | |
| ADC Electrical Specifications | |
| DC POR and LVD Specifications | |
| DC Programming Specifications | |
| DC I2C Specifications | |
| Shield Driver DC Specifications | 20 |

| DC IDAC Specifications | 20 |
|---|----|
| AC Chip-Level Specifications | |
| AC General Purpose I/O Specifications | |
| AC Comparator Specifications | |
| AC External Clock Specifications | |
| AC Programming Specifications | 23 |
| AC I2C Specifications | |
| Packaging Information | 27 |
| Thermal Impedances | 30 |
| Capacitance on Crystal Pins | 30 |
| Solder Reflow Peak Temperature | 30 |
| Development Tool Selection | 31 |
| Software | 31 |
| Development Kits | |
| Evaluation Tools | |
| Device Programmers | 32 |
| Third Party Tools | 32 |
| Ordering Information | |
| Ordering Code Definitions | |
| Acronyms | |
| Reference Documents | |
| Document Conventions | |
| Units of Measure | |
| Numeric Naming | |
| Glossary | |
| Errata | |
| CY8C20xx7/S Qualification Status | |
| CY8C20xx7/S Errata Summary | |
| Document History Page | |
| Sales, Solutions, and Legal Information | |
| Worldwide Sales and Design Support | |
| Products | |
| PSoC® Solutions | |
| Cypress Developer Community | |
| Leconical Support | 71 |




24-pin QFN (16 Sensing Inputs)[14]

Table 3. Pin Definitions - CY8C20337, CY8C20347/S [15]

| Pin | Ту | ре | Mana | Description |
|-----|---------|--------|----------|--|
| No. | Digital | Analog | Name | Description |
| 1 | I/O | I | P2[5] | Crystal output (XOut) |
| 2 | I/O | I | P2[3] | Crystal input (XIn) |
| 3 | I/O | I | P2[1] | |
| 4 | IOHR | I | P1[7] | I ² C SCL, SPI SS |
| 5 | IOHR | ĺ | P1[5] | I ² C SDA, SPI MISO |
| 6 | IOHR | ĺ | P1[3] | SPI CLK |
| 7 | IOHR | I | P1[1] | ISSP CLK ^[16] , I ² C SCL, SPI MOSI |
| 8 | | | NC | No connection |
| 9 | Po | wer | V_{SS} | Ground connection ^[19] |
| 10 | IOHR | I | P1[0] | ISSP DATA ^[16] , I ² C SDA, SPI CLK ^[17] |
| 11 | IOHR | I | P1[2] | Driven Shield Output (optional) |
| 12 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) |
| 13 | IOHR | I | P1[6] | |
| 14 | In | out | XRES | Active high external reset with internal pull-down ^[18] |
| 15 | I/O | I | P2[2] | Driven Shield Output (optional) |
| 16 | I/O | I | P2[4] | Driven Shield Output (optional) |
| 17 | IOH | I | P0[0] | Driven Shield Output (optional) |
| 18 | IOH | I | P0[2] | Driven Shield Output (optional) |
| 19 | IOH | I | P0[4] | |
| 20 | Po | wer | V_{DD} | Supply voltage |
| 21 | IOH | I | P0[7] | |
| 22 | IOH | I | P0[3] | Integrating input |
| 23 | Po | wer | V_{SS} | Ground connection ^[19] |
| 24 | IOH | I | P0[1] | Integrating input |
| СР | Po | wer | V_{SS} | Center pad must be connected to ground |

Figure 4. CY8C20337, CY8C20347/S Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

- 14. The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 15. 19 GPIOs = 16 pins for capacitive sensing+2 pins for I²C + 1 pin for modulator capacitor.
- 16. 19 GPIOS = 16 pins for capacitive sensing+2 pins for ICC+1 pin for induction capacitor.

 16. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter issues.
- 17. Alternate SPI clock.
- 18. The internal pull down is 5KOhm.
- 19. All VSS pins should be brought out to one common GND plane.



DC GPIO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, 2.4 V to 3.0 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 1.71 V to 2.4 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 10. 3.0 V to 5.5 V DC GPIO Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-----------------------|---|---|------------------------|-------|----------------|-------|
| R _{PU} | Pull-up resistor | - | 4 | 5.60 | 8 | kΩ |
| V _{OH1} | High output voltage Port 2 or 3 pins | $I_{OH} \leq$ 10 μ A, maximum of 10 mA source current in all I/Os | V _{DD} – 0.20 | _ | _ | V |
| V _{OH2} | High output voltage Port 2 or 3 Pins | I _{OH} = 1 mA, maximum of 20 mA source current in all I/Os | V _{DD} – 0.90 | _ | _ | V |
| V _{OH3} | High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1 | I_{OH} < 10 μ A, maximum of 10 mA source current in all I/Os | V _{DD} – 0.20 | - | - | ٧ |
| V _{OH4} | High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1 | I _{OH} = 5 mA, maximum of 20 mA source current in all I/Os | V _{DD} – 0.90 | - | - | ٧ |
| V _{OH5} | High output voltage Port 1 Pins with LDO Regulator Enabled for 3 V out | I _{OH} < 10 μA, V _{DD} > 3.1 V, maximum of 4 I/Os all sourcing 5 mA | 2.85 | 3.00 | 3.30 | ٧ |
| V _{OH6} | High output voltage Port 1 pins with LDO regulator enabled for 3 V out | I _{OH} = 5 mA, V _{DD} > 3.1 V, maximum of 20 mA source current in all I/Os | 2.20 | - | _ | V |
| V _{OH7} | High output voltage Port 1 pins with LDO enabled for 2.5 V out | I_{OH} < 10 μ A, V_{DD} > 2.7 V, maximum of 20 mA source current in all I/Os | 2.35 | 2.50 | 2.75 | V |
| V _{OH8} | High output voltage Port 1 pins with LDO enabled for 2.5 V out | I _{OH} = 2 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os | 1.90 | _ | _ | V |
| V _{OH9} | High output voltage Port 1 pins with LDO enabled for 1.8 V out | I_{OH} < 10 μ A, V_{DD} > 2.7 V, maximum of 20 mA source current in all I/Os | 1.60 | 1.80 | 2.10 | V |
| V _{OH10} | High output voltage Port 1 pins with LDO enabled for 1.8 V out | I _{OH} = 1 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os | 1.20 | _ | _ | V |
| V _{OL} | Low output voltage | I_{OL} = 25 mA, V_{DD} > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5]) | - | _ | 0.75 | ٧ |
| V _{IL} | Input low voltage | - | _ | _ | 0.80 | V |
| V_{IH} | Input high voltage | _ | V _{DD} × 0.65 | _ | $V_{DD} + 0.7$ | V |
| V_{H} | Input hysteresis voltage | _ | - | 80 | _ | mV |
| I _{IL} | Input leakage (Absolute Value) | _ | _ | 0.001 | 1 | μΑ |
| C _{PIN} | Pin capacitance | Package and pin dependent Temp = 25 °C | 0.50 | 1.70 | 7 | pF |
| \ / | | threshold voltage of Port1 input | 0.8 | V | _ | _ |
| V _{IHLVT3.3} | | threshold voltage of Port1 input | 1.4 | - | _ | V |
| V _{ILLVT5.5} | | threshold voltage of Port1 input | 0.8 | V | _ | _ |
| V _{IHLVT5.5} | Input High Voltage with low threshold enable set, Enable for Port1 | Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input | 1.7 | _ | _ | V |

Note

^{44.} Errata: Pull-up resistor on port1 pins cannot be connected to a voltage that is greater than 0.7 V higher than CY8C20xx7/S VDD. For more information see item #7 in "Errata" on page 37.



Table 11. 2.4 V to 3.0 V DC GPIO Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-----------------------|---|--|------------------------|------|-----------------------|-------|
| R _{PU} | Pull-up resistor | - | 4 | 5.60 | 8 | kΩ |
| V _{OH1} | High output voltage Port 2 or 3 pins | I_{OH} < 10 μ A, maximum of 10 mA source current in all I/Os | V _{DD} - 0.20 | _ | _ | V |
| V _{OH2} | High output voltage Port 2 or 3 Pins | I _{OH} = 0.2 mA, maximum of 10 mA source current in all I/Os | V _{DD} - 0.40 | _ | _ | V |
| V _{OH3} | High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1 | I _{OH} < 10 μA, maximum of 10 mA source current in all I/Os | V _{DD} - 0.20 | _ | _ | V |
| V _{OH4} | High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1 | I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os | V _{DD} - 0.50 | _ | _ | V |
| V _{OH5A} | High output voltage Port 1 pins with LDO enabled for 1.8 V out | I_{OH} < 10 μ A, V_{DD} > 2.4 V, maximum of 20 mA source current in all I/Os | 1.50 | 1.80 | 2.10 | V |
| V _{OH6A} | High output voltage Port 1 pins with LDO enabled for 1.8 V out | I _{OH} = 1 mA, V _{DD} > 2.4 V, maximum of 20 mA source current in all I/Os | 1.20 | _ | - | V |
| V _{OL} | Low output voltage | I _{OL} = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5]) | - | - | 0.75 | V |
| V _{IL} | Input low voltage | - | _ | _ | 0.72 | V |
| V _{IH} | Input high voltage | - | $V_{DD} \times 0.65$ | _ | V _{DD} + 0.7 | V |
| V _H | Input hysteresis voltage | - | _ | 80 | _ | mV |
| I _{IL} | Input leakage (absolute value) | _ | _ | 1 | 1000 | nA |
| C _{PIN} | Capacitive load on pins | Package and pin dependent Temp = 25 °C | 0.50 | 1.70 | 7 | pF |
| V _{ILLVT2.5} | Input Low Voltage with low threshold enable set, Enable for Port1 | Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input | 0.7 | V | _ | |
| V _{IHLVT2.5} | Input High Voltage with low threshold enable set, Enable for Port1 | Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input | 1.2 | | _ | V |

Table 12. 1.71 V to 2.4 V DC GPIO Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|---|---|------------------------|------|-----|-------|
| R _{PU} | Pull-up resistor | - | 4 | 5.60 | 8 | kΩ |
| V _{OH1} | High output voltage Port 2 or 3 pins | I_{OH} = 10 μ A, maximum of 10 mA source current in all I/Os | | | - | V |
| V _{OH2} | High output voltage Port 2 or 3 pins | I _{OH} = 0.5 mA, maximum of 10 mA source current in all I/Os | V _{DD} – 0.50 | - | - | V |
| V _{OH3} | High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1 | I_{OH} = 100 μ A, maximum of 10 mA source current in all I/Os | V _{DD} – 0.20 | - | - | V |
| V _{OH4} | High output voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os | V _{DD} – 0.50 | - | _ | V |



Comparator User Module Electrical Specifications

Table 16 lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: $-40~^{\circ}\text{C} \le \text{TA} \le 85~^{\circ}\text{C}$, 1.71 V $\le V_{DD} \le 5.5~\text{V}$.

Table 16. Comparator User Module Electrical Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-------------------|--------------------------|-------------------------------------|-----|-----|-----|-------|
| T _{COMP} | Comparator response time | 50 mV overdrive | _ | 70 | 100 | ns |
| Offset | - | Valid from 0.2 V to 1.5 V | _ | 2.5 | 30 | mV |
| Current | - | Average DC current, 50 mV overdrive | - | 20 | 80 | μA |
| PSRR | Supply voltage > 2 V | Power supply rejection ratio | _ | 80 | _ | dB |
| FORK | Supply voltage < 2 V | Power supply rejection ratio | - | 40 | _ | dB |
| Input range | _ | _ | 0.2 | | 1.5 | V |

ADC Electrical Specifications

Table 17. ADC User Module Electrical Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|---------------------|------------------------------|---|------------------------|------------------------|------------------------|-------|
| Input | | | ı | | | |
| V _{IN} | Input voltage range | _ | 0 | - | VREFADC | V |
| C _{IIN} | Input capacitance | _ | _ | _ | 5 | pF |
| R _{IN} | Input resistance | Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution | 1/(500fF × data clock) | 1/(400fF × data clock) | 1/(300fF × data clock) | Ω |
| Reference | | | | | | |
| V _{REFADC} | ADC reference voltage | _ | 1.14 | _ | 1.26 | V |
| Conversion Rate | | | • | | | • |
| F _{CLK} | Data clock | Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 21 for accuracy | 2.25 | - | 6 | MHz |
| S8 | 8-bit sample rate | Data clock set to 6 MHz. sample rate = 0.001/ (2^Resolution/Data Clock) | _ | 23.43 | - | ksps |
| S10 | 10-bit sample rate | Data clock set to 6 MHz. sample rate = 0.001/ (2^resolution/data clock) | _ | 5.85 | - | ksps |
| DC Accuracy | | | • | | | • |
| RES | Resolution | Can be set to 8, 9, or 10 bit | 8 | - | 10 | bits |
| DNL | Differential nonlinearity | _ | -1 | - | +2 | LSB |
| INL | Integral nonlinearity | _ | -2 | _ | +2 | LSB |
| Е | Offset error | 8-bit resolution | 0 | 3.20 | 19.20 | LSB |
| E _{OFFSET} | Oliset error | 10-bit resolution | 0 | 12.80 | 76.80 | LSB |
| E _{GAIN} | Gain error | For any resolution | - 5 | _ | +5 | %FSR |
| Power | | | | | | |
| I _{ADC} | Operating current | _ | _ | 2.10 | 2.60 | mA |
| PSRR | Power supply rejection ratio | PSRR (V _{DD} > 3.0 V) | _ | 24 | - | dB |
| ONIX | Tower supply rejection ratio | PSRR (V _{DD} < 3.0 V) | _ | 30 | _ | dB |



DC POR and LVD Specifications

Table 18 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. DC POR and LVD Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-------------------|----------------------------------|--|----------------------|------|------|-------|
| V _{POR0} | 1.66 V selected in PSoC Designer | | 1.61 | 1.66 | 1.71 | V |
| V _{POR1} | 2.36 V selected in PSoC Designer | V _{DD} must be greater than or equal to 1.71 V | _ | 2.36 | 2.41 | V |
| V _{POR2} | 2.60 V selected in PSoC Designer | during startup, reset from the XRES pin, or reset from watchdog. | - | 2.60 | 2.66 | V |
| V _{POR3} | 2.82 V selected in PSoC Designer | , , , , , , , , , , , , , , , , , , , | _ | 2.82 | 2.95 | V |
| V_{LVD0} | 2.45 V selected in PSoC Designer | | 2.40 | 2.45 | 2.51 | V |
| V _{LVD1} | 2.71 V selected in PSoC Designer | | 2.64 ^[46] | 2.71 | 2.78 | V |
| V _{LVD2} | 2.92 V selected in PSoC Designer | | 2.85 ^[47] | 2.92 | 2.99 | V |
| V _{LVD3} | 3.02 V selected in PSoC Designer | | 2.95 ^[48] | 3.02 | 3.09 | V |
| V _{LVD4} | 3.13 V selected in PSoC Designer | _ | 3.06 | 3.13 | 3.20 | V |
| V _{LVD5} | 1.90 V selected in PSoC Designer | | 1.84 | 1.90 | 2.32 | V |
| V _{LVD6} | 1.80 V selected in PSoC Designer | | 1.75 ^[49] | 1.80 | 1.84 | V |
| V _{LVD7} | 4.73 V selected in PSoC Designer | | 4.62 | 4.73 | 4.83 | V |

DC Programming Specifications

Table 19 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. DC Programming Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-----------------------|---|--|-----------------|-----|------------------------|-------|
| V _{DDIWRITE} | Supply voltage for flash write operations | - | 1.71 | _ | 5.25 | V |
| I _{DDP} | Supply current during programming or verify | - | - | 5 | 25 | mA |
| V _{ILP} | Input low voltage during programming or verify | See appropriate "DC GPIO Specifications" on page 15 | - | _ | V_{IL} | V |
| V _{IHP} | Input high voltage during programming or verify | See appropriate "DC GPIO Specifications" on page 15 | V _{IH} | _ | - | V |
| I _{ILP} | Input current when Applying V _{ILP} to P1[0] or P1[1] during programming or verify | Driving internal pull-down resistor | - | _ | 0.2 | mA |
| I _{IHP} | Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify | Driving internal pull-down resistor | - | _ | 1.5 | mA |
| V _{OLP} | Output low voltage during programming or verify | - | - | _ | V _{SS} + 0.75 | ٧ |
| V _{OHP} | Output high voltage during programming or verify | See appropriate "DC GPIO Specifications" on page 15. For $V_{DD} > 3V$ use V_{OH4} in Table 10 on page 15. | V _{OH} | _ | V _{DD} | V |
| Flash _{ENPB} | Flash write endurance | Erase/write cycles per block | 50,000 | _ | _ | _ |
| Flash _{DR} | Flash data retention | Following maximum Flash write cycles; ambient temperature of 55 °C | 20 | _ | - | Years |

^{46.} Always greater than 50 mV above V_{PPOR1} voltage for falling supply.
47. Always greater than 50 mV above V_{PPOR2} voltage for falling supply.
48. Always greater than 50 mV above V_{PPOR3} voltage for falling supply.
49. Always greater than 50 mV above V_{PPOR0} voltage for falling supply.



DC I²C Specifications

Table 20 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$, $2.4~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 20. DC I²C Specifications^[50]

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|--------------------|------------------|--|------------------------|-----|--|-------|
| V _{ILI2C} | Input low level | $3.1 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ | _ | _ | 0.25 × V _{DD} | V |
| | | $2.5 \text{ V} \le \text{V}_{DD} \le 3.0 \text{ V}$ | _ | _ | 0.3 × V _{DD} | V |
| | | $1.71 \text{ V} \le \text{V}_{DD} \le 2.4 \text{ V}$ | _ | _ | 0.3 × V _{DD} | V |
| V _{IHI2C} | Input high level | 1.71 V ≤ V _{DD} ≤ 5.5 V | 0.65 × V _{DD} | - | V _{DD} + 0.7 V ^[51] | V |

Shield Driver DC Specifications

Table 21 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and –40 °C \leq T_A \leq 85 °C, 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, or 1.71 V to 2.4 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 21. Shield Driver DC Specifications

| ; | Symbol | Description | Conditions | Min | Тур | Max | Units |
|-----------------|--------|-------------------------|--|-------|-----|-------|-------|
| V_{Re} | ef | Reference buffer output | $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ | 0.942 | - | 1.106 | V |
| V _{Re} | efHi | Reference buffer output | 1.7 V ≤ V _{DD} ≤ 5.5 V | 1.104 | - | 1.296 | V |

DC IDAC Specifications

Table 22 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 22. DC IDAC Specifications (8-bit IDAC)

| Symbol | Description | Min | Тур | Max | Units | Notes |
|------------------------------------|---------------------------|------------|-----|-----|-------|-----------------------|
| IDAC_DNL Differential nonlinearity | | – 1 | _ | 1 | LSB | - |
| IDAC_DNL | ONL Integral nonlinearity | | _ | 2 | LSB | - |
| IDAC_Current | Range = 4x | 138 | _ | 169 | μA | DAC setting = 127 dec |
| IDAO_GUITCH | Range = 8x | 138 | _ | 169 | μΑ | DAC setting = 64 dec |

Table 23. DC IDAC Specifications (7-bit IDAC)

| Symbol | Description | Min | Тур | Max | Units | Notes |
|------------------------------------|-----------------------|-----|-----|-----|-------|-----------------------|
| IDAC_DNL Differential nonlinearity | | -1 | _ | 1 | LSB | _ |
| IDAC_DNL | Integral nonlinearity | -2 | _ | 2 | LSB | _ |
| IDAC Current | Range = 4x | 137 | _ | 168 | μA | DAC setting = 127 dec |
| IDAO_Current | Range = 8x | 138 | _ | 169 | μA | DAC setting = 64 dec |

Notes

51. Errata: For more information see item #6 in the "Errata" on page 37.

Document Number: 001-69257 Rev. *O Page 20 of 45

^{50.} Errata: Pull-up resistors on I2C interface cannot be connected to a supply voltage that is more than 0.7 V higher than the CY8C20xx7/S power supply. For more information see item #6 in the "Errata" on page 37.



AC Chip-Level Specifications

Table 24 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 24. AC Chip-Level Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|--------------------------------------|--|---|------|-----|-------|-------|
| F _{IMO24} | IMO frequency at 24 MHz Setting | - | 22.8 | 24 | 25.2 | MHz |
| F _{IMO12} | IMO frequency at 12 MHz setting | - | 11.4 | 12 | 12.6 | MHz |
| F _{IMO6} | IMO frequency at 6 MHz setting | - | 5.7 | 6.0 | 6.3 | MHz |
| F _{CPU} | CPU frequency | - | 0.75 | _ | 25.20 | MHz |
| F _{32K1} | ILO frequency | - | 15 | 32 | 50 | kHz |
| F _{32K_U} | ILO untrimmed frequency | - | _ | 32 | _ | kHz |
| DC _{IMO} | Duty cycle of IMO | - | 40 | 50 | 60 | % |
| DC _{ILO} | ILO duty cycle | - | 40 | 50 | 60 | % |
| SR _{POWER_UP} | Power supply slew rate | V _{DD} slew rate during power-up | _ | _ | 250 | V/ms |
| t _{XRST} | External reset pulse width at power-up | After supply voltage is valid | 1 | _ | _ | ms |
| t _{XRST2} | External reset pulse width after power-up ^[52] | Applies after part has booted | 10 | _ | _ | μS |
| | 6 MHz IMO cycle-to-cycle jitter (RMS) | - | - | 0.7 | 6.7 | ns |
| | 6 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32 | - | _ | 4.3 | 29.3 | ns |
| | 6 MHz IMO period jitter (RMS) | - | _ | 0.7 | 3.3 | ns |
| | 12 MHz IMO cycle-to-cycle jitter (RMS) | - | _ | 0.5 | 5.2 | ns |
| t _{JIT_IMO} ^[53] | 12 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32 | - | _ | 2.3 | 5.6 | ns |
| | 12 MHz IMO period jitter (RMS) | - | _ | 0.4 | 2.6 | ns |
| | 24 MHz IMO cycle-to-cycle jitter (RMS) | _ | _ | 1.0 | 8.7 | ns |
| | 24 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32 | - | - | 1.4 | 6.0 | ns |
| | 24 MHz IMO period jitter (RMS) | _ | _ | 0.6 | 4.0 | ns |

Note
52. The minimum required XRES pulse length is longer when programming the device (see Table 28 on page 23).
53. See the Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.




AC I²C Specifications

Table 29 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 29. AC Characteristics of the I²C SDA and SCL Pins

| Symbol | Description | | ndard ode | Fast Mode | | Units | |
|--------------------------|---|-----|--------------|---------------------|------|-------|--|
| | | Min | Max | Min | Max | | |
| f _{SCL} | SCL clock frequency | 0 | 100 | 0 | 400 | kHz | |
| t _{HD;STA} | Hold time (repeated) START condition. After this period, the first clock pulse is generated | 4.0 | _ | 0.6 | - | μs | |
| t_{LOW} | LOW period of the SCL clock | 4.7 | _ | 1.3 | - | μs | |
| t _{HIGH} | HIGH Period of the SCL clock | 4.0 | - | 0.6 | _ | μs | |
| t _{SU;STA} | Setup time for a repeated START condition | 4.7 | - | 0.6 | _ | μs | |
| t _{HD;DAT} [55] | Data hold time | 20 | 3.45 | 20 | 0.90 | μs | |
| t _{SU;DAT} | Data setup time | 250 | - | 100 ^[56] | _ | ns | |
| t _{SU;STO} | Setup time for STOP condition | 4.0 | - | 0.6 | _ | μs | |
| t _{BUF} | Bus free time between a STOP and START condition | 4.7 | _ | 1.3 | _ | μs | |
| t _{SP} | Pulse width of spikes are suppressed by the input filter | - | _ | 0 | 50 | ns | |

Figure 11. Definition for Timing for Fast/Standard Mode on the I²C Bus



Notes

 ^{55.} Errata: To wake up from sleep using I2C hardware address match event, I2C interface needs 20 ns hold time on SDA line with respect to falling edge of SCL. For more information see item #5 in the "Errata" on page 37.
 56. A Fast-Mode I²C-bus device can be used in a standard mode I²C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.



Table 31. SPI Slave AC Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------------|--------------------------------|------------|--------|-----|-----|-------|
| F _{SCLK} | SCLK clock frequency | _ | _ | _ | 4 | MHz |
| t _{LOW} | SCLK low time | _ | 42 | _ | _ | ns |
| t _{HIGH} | SCLK high time | _ | 42 | _ | _ | ns |
| t _{SETUP} | MOSI to SCLK setup time | _ | 30 | _ | _ | ns |
| t _{HOLD} | SCLK to MOSI hold time | _ | 50 | _ | _ | ns |
| t _{SS_MISO} | SS high to MISO valid | _ | _ | _ | 153 | ns |
| t _{SCLK_MISO} | SCLK to MISO valid | _ | _ | _ | 125 | ns |
| t _{SS_HIGH} | SS high time | _ | 50 | _ | _ | ns |
| t _{SS_CLK} | Time from SS low to first SCLK | _ | 2/SCLK | _ | _ | ns |
| t _{CLK_SS} | Time from last SCLK to SS high | _ | 2/SCLK | _ | _ | ns |

Figure 14. SPI Slave Mode 0 and 2





Figure 15. SPI Slave Mode 1 and 3








Figure 20. 48-Pin ($6 \times 6 \times 0.6$ mm) QFN

Important Notes

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



Development Tool Selection

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, in-system programming support, and built-in support for third-party assemblers and C compilers. PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family. PSoC Designer is available free of charge at

http://www.cypress.com/psocdesigner and includes a free C compiler.

PSoC Designer Software Subsystems

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

Assemblers. The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

PSoC Programmer

PSoC Programmer is flexible enough and is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube in-circuit Emulator and PSoC MiniProg. PSoC programmer is available free of cost at

http://www.cypress.com/psocprogrammer.

Development Kits

All development kits are sold at the Cypress Online Store.

Evaluation Tools

All evaluation tools are sold at the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit allows you to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- 28-pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- Two 28-pin CY8C29466-24PXI PDIP PSoC device samples
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable



Ordering Information

Table 35 lists the CY8C20x37/47/67/S PSoC devices' key package features and ordering codes.

Table 35. PSoC Device Key Features and Ordering Information

| Ordering Code | Package | Flash (Bytes) | SRAM (Bytes) | CapSense Sensors | Digital I/O Pins | Analog Inputs [59] | XRES Pin | ADC |
|--------------------|----------------------------|------------------|-----------------|---------------------|---------------------|-----------------------|-------------|-----|
| CY8C20237-24SXI | 16-pin SOIC | 8 K | 1 K | 10 | 13 | 13 | Yes | Yes |
| CY8C20247S-24SXI | 16-pin SOIC | 16 K | 2 K | 10 | 13 | 13 | Yes | Yes |
| CY8C20237-24LKXI | 16-pin QFN | 8 K | 1 K | 10 | 13 | 13 | Yes | Yes |
| CY8C20237-24LKXIT | 16-pin QFN (Tape and Reel) | 8 K | 1 K | 10 | 13 | 13 | Yes | Yes |
| CY8C20247S-24LKXI | 16-pin QFN | 16 K | 2 K | 10 | 13 | 13 | Yes | Yes |
| CY8C20247S-24LKXIT | 16-pin QFN (Tape and Reel) | 16 K | 2 K | 10 | 13 | 13 | Yes | Yes |
| CY8C20337-24LQXI | 24-pin QFN | 8 K | 1 K | 16 | 19 | 19 | Yes | Yes |
| CY8C20337-24LQXIT | 24-pin QFN (Tape and Reel) | 8 K | 1 K | 16 | 19 | 19 | Yes | Yes |
| CY8C20347-24LQXI | 24-pin QFN | 16 K | 2 K | 16 | 19 | 19 | Yes | Yes |
| CY8C20347-24LQXIT | 24-pin QFN (Tape and Reel) | 16 K | 2 K | 16 | 19 | 19 | Yes | Yes |
| CY8C20347S-24LQXI | 24-pin QFN | 16 K | 2 K | 16 | 19 | 19 | Yes | Yes |
| CY8C20347S-24LQXIT | 24-pin QFN (Tape and Reel) | 16 K | 2 K | 16 | 19 | 19 | Yes | Yes |
| CY8C20437-24LQXI | 32-pin QFN | 8 K | 1 K | 25 | 28 | 28 | Yes | Yes |
| CY8C20437-24LQXIT | 32-pin QFN (Tape and Reel) | 8 K | 1 K | 25 | 28 | 28 | Yes | Yes |
| CY8C20447-24LQXI | 32-pin QFN | 16 K | 2 K | 25 | 28 | 28 | Yes | Yes |
| CY8C20447-24LQXIT | 32-pin QFN (Tape and Reel) | 16 K | 2 K | 25 | 28 | 28 | Yes | Yes |
| CY8C20447S-24LQXI | 32-pin QFN | 16 K | 2 K | 25 | 28 | 28 | Yes | Yes |
| CY8C20447S-24LQXIT | 32-pin QFN (Tape and Reel) | 16 K | 2 K | 25 | 28 | 28 | Yes | Yes |
| CY8C20467-24LQXI | 32-pin QFN | 32 K | 2 K | 25 | 28 | 28 | Yes | Yes |
| CY8C20467-24LQXIT | 32-pin QFN (Tape and Reel) | 32 K | 2 K | 25 | 28 | 28 | Yes | Yes |
| CY8C20467S-24LQXI | 32-pin QFN | 32 K | 2 K | 25 | 28 | 28 | Yes | Yes |
| CY8C20467S-24LQXIT | 32-pin QFN (Tape and Reel) | 32 K | 2 K | 25 | 28 | 28 | Yes | Yes |
| CY8C20637-24LQXI | 48-pin QFN | 8 K | 1 K | 31 | 34 | 34 | Yes | Yes |
| CY8C20637-24LQXIT | 48-pin QFN (Tape and Reel) | 8 K | 1 K | 31 | 34 | 34 | Yes | Yes |
| CY8C20647-24LQXI | 48-pin QFN | 16 K | 2 K | 31 | 34 | 34 | Yes | Yes |
| CY8C20647-24LQXIT | 48-pin QFN (Tape and Reel) | 16 K | 2 K | 31 | 34 | 34 | Yes | Yes |
| CY8C20647S-24LQXI | 48-pin QFN | 16 K | 2 K | 31 | 34 | 34 | Yes | Yes |
| CY8C20647S-24LQXIT | 48-pin QFN (Tape and Reel) | 16 K | 2 K | 31 | 34 | 34 | Yes | Yes |
| CY8C20667-24LQXI | 48-pin QFN | 32 K | 2 K | 31 | 34 | 34 | Yes | Yes |
| CY8C20667-24LQXIT | 48-pin QFN (Tape and Reel) | 32 K | 2 K | 31 | 34 | 34 | Yes | Yes |
| CY8C20667S-24LQXI | 48-pin QFN | 32 K | 2 K | 31 | 34 | 34 | Yes | Yes |
| CY8C20667S-24LQXIT | 48-pin QFN (Tape and Reel) | 32 K | 2 K | 31 | 34 | 34 | Yes | Yes |


Note 59. Dual-function Digital I/O Pins also connect to the common analog mux.



Table 35. PSoC Device Key Features and Ordering Information (continued)

| Ordering Code | Package | | SRAM (Bytes) | CapSense Sensors | Digital I/O Pins | Analog Inputs [59] | XRES Pin | ADC |
|-------------------|------------------------------|------|-----------------|---------------------|---------------------|-----------------------|-------------|-----|
| CY8C20767-24FDXC | 30-pin WLCSP | 32 K | 2 K | 24 | 27 | 27 | Yes | Yes |
| CY8C20767-24FDXCT | 30-pin WLCSP (Tape and Reel) | 32 K | 2 K | 24 | 27 | 27 | Yes | Yes |

Ordering Code Definitions





Acronyms

The following table lists the acronyms that are used in this document.

Table 36. Acronyms Used in this Document

| Acronym | Description | | |
|------------------|---|--|--|
| AC | alternating current | | |
| ADC | analog-to-digital converter | | |
| API | application programming interface | | |
| CMOS | complementary metal oxide semiconductor | | |
| CPU | central processing unit | | |
| DAC | digital-to-analog converter | | |
| DC | direct current | | |
| ESD | electrostatic discharge | | |
| FSR | full scale range | | |
| GPIO | general purpose input/output | | |
| I ² C | inter-integrated circuit | | |
| ICE | in-circuit emulator | | |
| ILO | internal low speed oscillator | | |
| IMO | internal main oscillator | | |
| I/O | input/output | | |
| ISSP | in-system serial programming | | |
| LCD | liquid crystal display | | |
| LDO | low dropout (regulator) | | |
| LED | light-emitting diode | | |
| LPC | low power comparator | | |
| LSB | least-significant bit | | |
| LVD | low voltage detect | | |
| MCU | micro-controller unit | | |
| MIPS | million instructions per second | | |
| MISO | master in slave out | | |
| MOSI | master out slave in | | |
| MSB | most-significant bit | | |
| OCD | on-chip debug | | |
| PCB | printed circuit board | | |
| POR | power on reset | | |
| PSRR | power supply rejection ratio | | |
| PWRSYS | power system | | |
| PSoC | programmable system-on-chip | | |
| QFN | quad flat no-lead | | |
| SCLK | serial I ² C clock | | |
| SDA | serial I ² C data | | |
| SDATA | serial ISSP data | | |
| SOIC | small outline integrated circuit | | |
| SPI | serial peripheral interface | | |
| SRAM | static random access memory | | |
| SS | slave select | | |
| USB | universal serial bus | | |
| WLCSP | wafer level chip scale package | | |

Reference Documents

- Technical reference manual for CY20xx7 devices
- In-system Serial Programming (ISSP) protocol for 20xx7
- Host Sourced Serial Programming for 20xx7 devices

Document Conventions

Units of Measure

Table 37 lists all the abbreviations used to measure the PSoC devices.

Table 37. Units of Measure

| Symbol | Unit of Measure |
|--------|-------------------------|
| °C | degree Celsius |
| dB | decibel |
| kHz | kilohertz |
| ksps | kilo samples per second |
| kΩ | kilohm |
| MHz | megahertz |
| μΑ | microampere |
| μS | microsecond |
| mA | milliampere |
| mm | millimeter |
| ms | millisecond |
| mV | millivolt |
| nA | nanoampere |
| ns | nanosecond |
| Ω | ohm |
| % | percent |
| pF | picofarad |
| V | volt |
| W | watt |



Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Glossary

Crosspoint connection Connection between any GPIO combination via analog multiplexer bus.

Differential non linearity Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly

one LSB apart. Differential non-linearity is a measure of the worst case deviation from the

ideal 1 LSB step.

Hold time Hold time is the time following a clock event during which the data input to a latch or flip-

flop must remain stable in order to guarantee that the latched data is correct.

It is a serial multi-master bus used to connect low speed peripherals to MCU.

Integral nonlinearity It is a term describing the maximum deviation between the ideal output of a DAC/ADC and

the actual output level.

Latch-up current Current at which the latch-up test is conducted according to JESD78 standard (at 125

degree Celsius)

Power supply rejection ratio (PSRR) The PSRR is defined as the ratio of the change in supply voltage to the corresponding

change in output voltage of the device.

Scan The conversion of all sensor capacitances to digital values.

Setup time Period required to prepare a device, machine, process, or system for it to be ready to

function.

Signal-to-noise ratio The ratio between a capacitive finger signal and system noise.

SPI Serial peripheral interface is a synchronous serial data link standard.



Errata

This section describes the errata for the CY8C20xx7/S family. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

CY8C20xx7/S Qualification Status

Product Status: Production released.

CY8C20xx7/S Errata Summary

The following Errata items apply to the CY8C20xx7/S datasheet 001-69257.

1. DoubleTimer0 ISR

■Problem Definition

When programmable timer 0 is used in "one-shot" mode by setting bit 1 of register 0,80h (PT0_CFG), and the timer interrupt is used to wake the device from sleep, the interrupt service routine (ISR) may be executed twice.

■Parameters Affected

No datasheet parameters are affected.

■Trigger Condition(S)

Triggered by enabling one-shot mode in the timer, and using the timer to wake from sleep mode.

■Scope of Impact

The ISR may be executed twice.

■Workaround

In the ISR, firmware should clear the one-shot bit with a statement such as "and req[B0h], FDh"

■Fix Status

Will not be fixed

■Changes

None

2. Missed GPIO Interrupt

■Problem Definition

When in sleep mode, if a GPIO interrupt happens simultaneously with a Timer0 or Sleep Timer interrupt, the GPIO interrupt may be missed, and the corresponding GPIO ISR not run.

■Parameters Affected

No datasheet parameters are affected.

■Trigger Condition(S)

Triggered by enabling sleep mode, then having GPIO interrupt occur simultaneously with a Timer 0 or Sleep Timer interrupt.

■Scope of Impact

The GPIO interrupt service routine will not be run.

■Workaround

The system should be architected such that a missed GPIO interrupt may be detected. For example, if a GPIO is used to wake the system to perform some function, the system should detect if the function is not performed, and re-issue the GPIO interrupt. Alternatively, if a GPIO interrupt is required to wake the system, then firmware should disable the Sleep Timer and Timer0. Alternatively, the ISR's for Sleep Timer and Timer0 should manually check the state of the GPIO to determine if the host system has attempted to generate a GPIO interrupt.

■Fix Status

Will not be fixed

■Changes

None



6. I2C Port Pin Pull-up Supply Voltage

■Problem Definition

Pull-up resistor on I2C interface cannot be connected to a supply voltage that is greater than 0.7 V of CY8C20xx7/S V_{DD}.

■Parameters Affected

None.

■Trigger Condition(S)

This problem occurs only when the I2C master is powered at a higher voltage than CY8C20xx7/S.

■Scope of Impact

This trigger condition will corrupt the I2C communication between the I2C host and the CY8C20xx7/S CapSense controller.

■Workaround

I2C master cannot be powered at a supply voltage that is greater than 0.7 V compared to CY8C20xx7/S supply voltage.

■Fix Status

Will not be fixed

■Changes

None

7. Port1 Pin Voltage

■Problem Definition

Pull-up resistor on port1 pins cannot be connected to a voltage that is greater than 0.7 V higher than CY8C20xx7/S V_{DD}.

■Parameters Affected

None.

■Trigger Condition(S)

This problem occurs only when port1 pins are at voltage 0.7 V higher than V_{DD} of CY8C20xx7/S.

■Scope of Impact

This trigger condition will not allow CY8C20xx7/S to drive the output signal on port1 pins, input path is unaffected by this condition.

■Workaround

Port1 should not be connected to a higher voltage than V_{DD} of CY8C20xx7/S.

■Fix Status

Will not be fixed

■Changes

None



Document History Page (continued)

| Sensors | Title: CY8C | | V CapSense [®] | Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximity |
|----------|-------------|--------------------|-------------------------|---|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| *F | 3645807 | DST/BVI | 07/03/2012 | Updated F _{SCLK} parameter in the Table 31, "SPI Slave AC Specifications," on page 26 Changed t _{OUT_HIGH} to t _{OUT_H} in Table 30, "SPI Master AC Specifications," on page 25 Updated Features section, "Programmable pin configurations" bullet: ■ Included the following sub-bullet point - 5 mA source current on port 0 and 1 and 1 mA on port 2,3 and 4 ■ Changed the bullet point "High sink current of 25 mA for each GPIO" to "High sink current of 25 mA for each GPIO. Total 120 mA maximum sink current per chip" ■ Added "QuietZone™ Controller" bullet and updated "Low power CapSense® block with SmartSense™ auto-tuning" bullet. |
| *G | 3800055 | DST | 11/23/2012 | Updated package diagrams 001-13937 to *D and 001-57280 to *C revisions. Changed document title. Part named changed from CY8C20xx7 to CY8C20xx7/S Table 20: Update to VIHI2C to match Item #6 in K2 Si Errata document (001-75370) Updated package diagrams: 51-85068 to *E 001-09116 to *G 001-13937 to *E 001-57280 to *E |
| *H | 3881332 | SRLI | 02/04/2013 | Updated Features: Added Note "Please contact your nearest sales office for additional details." and referred the same note in "24 Sensing Inputs – 30-pin WLCSP". |
| * | 3993458 | DST | 05/07/2013 | Updated Electrical Specifications (Updated DC GPIO Specifications (Updated heading of third column as "Port 0/1 per I/O (max)" for Table 13)). Updated Packaging Information: spec 001-09116 – Changed revision from *G to *H (Figure 17). Added Errata. |
| *J | 4081796 | DST | 07/31/2013 | Added Errata footnotes (Note 40, 41, 42, 43, 44). Updated already existing footnotes (Note 50, 51, 55) as Errata footnotes. Updated Electrical Specifications: Updated DC Chip-Level Specifications: Added Note 40, 41, 42, 43 and referred the same notes in I _{SB0} , I _{SB1} , I _{SB12C} parameters. Updated DC GPIO Specifications: Added Note 44 and referred the same note in description of V _{ILLVT3.3} parameter in Table 10. Updated DC I2C Specifications: Updated Note 50, 51 referred in Table 20. Updated AC I2C Specifications: Updated Note 55 referred in Table 29. Updated to new template. |



Document History Page (continued)

Document Title: CY8C20xx7/S, 1.8 V CapSense[®] Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximity Sensors Document Number: 001-69257 Submission Orig. of Revision **ECN Description of Change** Date Change *K 4248645 DST 01/16/2014 **Updated Pinouts:** Updated 32-pin QFN (25 Sensing Inputs)[25]: Updated Figure 6. Updated Packaging Information: spec 001-09116 - Changed revision from *H to *I. *| 4404150 SLAN 06/10/2014 **Updated Pinouts:** Updated 16-pin SOIC (10 Sensing Inputs): Updated Table 1: Added Note 6 and referred the same note in description of XRES pin. Updated 16-pin QFN (10 Sensing Inputs)[8]: Updated Table 2: Added Note 12 and referred the same note in description of XRES pin. Updated 24-pin QFN (16 Sensing Inputs)[14]: Updated Table 3: Added Note 18 and referred the same note in description of XRES pin. Updated 30-ball WLCSP (24 Sensing Inputs): Updated Table 4: Added Note 21 and referred the same note in description of XRES pin. Updated 32-pin QFN (25 Sensing Inputs)[25]: Updated Table 5: Added Note 29 and referred the same note in description of XRES pin. Updated 48-pin QFN (31 Sensing Inputs)[31]: Updated Table 6: Added Note 35 and referred the same note in description of XRES pin. Updated Electrical Specifications: Updated DC GPIO Specifications: Updated Table 10: Updated minimum and maximum values of V_{IH} parameter. Updated Table 11: Updated minimum and maximum values of V_{IH} parameter. Updated AC Chip-Level Specifications: Updated Table 24: Removed minimum and maximum values of "ILO untrimmed frequency". **Updated Packaging Information:** spec 001-09116 - Changed revision from *I to *J. Completing Sunset Review. 07/07/2015 Added the footnote "All VSS pins should be brought out to one common GND *M 4825924 SI AN plane" in pinout tables (Table 1 through Table 6). **Updated Packaging Information:** spec 001-13937 - Changed revision from *E to *F. Updated to new template. *N 5068999 ARVI 12/31/2015 Updated hyperlink of "Technical Reference Manual" in all instances across the Updated PSoC® Functional Overview: **Updated Additional System Resources:** Updated description. **Updated Development Tool Selection:** Removed "Accessories (Emulation and Programming)". Removed "Build a PSoC Emulator into Your Board".