



Welcome to **E-XFL.COM**

<u>Embedded - Microcontrollers - Application</u>
<u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Details	
Product Status	Obsolete
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (32kB)
Controller Series	CY8C20xx7/S
RAM Size	3K x 8
Interface	I ² C, SPI
Number of I/O	33
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20667-24lqxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

PSoC® Functional Overview	4
PSoC Core	4
CapSense System	4
Additional System Resources	5
Getting Started	
Application Notes/Design Guides	
Development Kits	
Training	
CYPros Consultants	
Solutions Library	
Technical Support	5
Designing with PSoC Designer	
Select Components	6
Configure Components	6
Organize and Connect	6
Generate, Verify, and Debug	6
Pinouts	
16-pin SOIC (10 Sensing Inputs)	
16-pin QFN (10 Sensing Inputs)[9]	
24-pin QFN (16 Sensing Inputs)[15]	
30-ball WLCSP (24 Sensing Inputs)	
32-pin QFN (25 Sensing Inputs)[26]	
48-pin QFN (31 Sensing Inputs)[32]	
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	
DC Chip-Level Specifications	
DC GPIO Specifications	
DC Analog Mux Bus Specifications	
DC Low Power Comparator Specifications	
Comparator User Module Electrical Specifications .	
ADC Electrical Specifications	
DC POR and LVD Specifications	
DC Programming Specifications	
DC I2C Specifications	
Shield Driver DC Specifications	20

DC IDAC Specifications	20
AC Chip-Level Specifications	
AC General Purpose I/O Specifications	
AC Comparator Specifications	
AC External Clock Specifications	
AC Programming Specifications	23
AC I2C Specifications	
Packaging Information	27
Thermal Impedances	30
Capacitance on Crystal Pins	30
Solder Reflow Peak Temperature	30
Development Tool Selection	31
Software	31
Development Kits	
Evaluation Tools	
Device Programmers	32
Third Party Tools	32
Ordering Information	
Ordering Code Definitions	
Acronyms	
Reference Documents	
Document Conventions	
Units of Measure	
Numeric Naming	
Glossary	
Errata	
CY8C20xx7/S Qualification Status	
CY8C20xx7/S Errata Summary	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Leconical Support	71



PSoC® Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the "Logic Block Diagram" on page 2, consists of three main areas:

- The core
- CapSense analog system
- System resources

A common, versatile bus allows connection between I/O and the analog system.

Each CY8C20x37/47/67/S PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 34 GPIOs are also included. The GPIOs provide access to the MCU and analog mux.

PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-million instructions per second (MIPS), 8-bit Harvard-architecture microprocessor.


CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1 V or 1.2 V analog reference, which together support capacitive sensing of up to 31 inputs^[2]. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins is completed quickly and easily across multiple ports.

SmartSense™ Auto-tuning

SmartSense auto-tuning is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easy to use and provides robust noise immunity. It is the only auto-tuning solution that establishes, monitors, and maintains all required tuning parameters of each sensor during run time. SmartSense auto-tuning allows engineers to go from prototyping to mass production without retuning for manufacturing variations in PCB and/or overlay material properties.

Figure 1. CapSense System Block Diagram



Analog Multiplexer System

The analog mux bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch-control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

Note


2. 34 GPIOs = 31 pins for capacitive sensing+2 pins for $I^2C + 1$ pin for modulator capacitor.



30-ball WLCSP (24 Sensing Inputs)

Table 4. Pin Definitions – CY8C20767, CY8C20747 30-ball Part Pinout (WLCSP) [20]

	Тур	е		
Pin No.	Digital	Analog	Name	Description
A1	IOH	I	P0[2]	Driven Shield Output (optional)
A2	IOH	I	P0[6]	
A3	Pow	er	V_{DD}	Supply voltage
A4	IOH	ı	P0[1]	Integrating Input
A5	I/O	I	P2[7]	
B1	I/O	I	P4[2]	
B2	IOH	I	P0[0]	Driven Shield Output (optional)
B3	IOH	I	P0[4]	
B4	IOH	I	P0[3]	Integrating Input
B5	I/O	I	P2[5]	Crystal Output (Xout)
C1	I/O	I	P2[2]	Driven Shield Output (optional)
C2	I/O	I	P2[4]	Driven Shield Output (optional)
C3	I/O	I	P0[7]	
C4	IOH	I	P3[2]	
C5	I/O	I	P2[3]	Crystal Input (Xin)
D1	I/O	ı	P2[0]	
D2	I/O	I	P3[0]	
D3	I/O	I	P3[1]	
D4	I/O	I	P3[3]	
D5	I/O	I	P2[1]	
E1	Inpu	ıt	XRES	Active high external reset with internal pull-down ^[21]
E2	IOHR	I	P1[6]	
E3	IOHR	I	P1[4]	Optional external clock input (EXT CLK)
E4	IOHR	I	P1[7]	I ² C SCL, SPI SS
E5	IOHR	I	P1[5]	I ² C SDA, SPI MISO
F1	IOHR	I	P1[2]	Driven Shield Output (optional)
F2	IOHR	I	P1[0]	ISSP DATA ^[22] , I ² C SDA, SPI CLK ^[23]
F3	Pow	er	V_{SS}	Supply ground ^[24]
F4	IOHR	I	P1[1]	ISSP CLK ^[22] , I ² C SCL, SPI MOSI
F5	IOHR	I	P1[3]	SPI CLK
LEGEND:	A = Analog, I = Inp	out, O = Outpu	t, OH = 5 mA High	h Output Drive, R = Regulated Output



^{20. 27} GPIOs = 24 pins for capacitive sensing+2 pins for I²C + 1 pin for modulator capacitor.

^{21.} The internal pull down is 5KOhm.

^{22.} On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter issues.

^{23.} Alternate SPI clock.

^{24.} All VSS pins should be brought out to one common GND plane.



DC GPIO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, 2.4 V to 3.0 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 1.71 V to 2.4 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 10. 3.0 V to 5.5 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{PU}	Pull-up resistor	-	4	5.60	8	kΩ
V _{OH1}	High output voltage Port 2 or 3 pins	$I_{OH} \leq$ 10 μ A, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	_	_	V
V _{OH2}	High output voltage Port 2 or 3 Pins	I _{OH} = 1 mA, maximum of 20 mA source current in all I/Os	V _{DD} – 0.90	_	_	V
V _{OH3}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	I_{OH} < 10 μ A, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	-	-	٧
V _{OH4}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	I _{OH} = 5 mA, maximum of 20 mA source current in all I/Os	V _{DD} – 0.90	-	-	٧
V _{OH5}	High output voltage Port 1 Pins with LDO Regulator Enabled for 3 V out	I _{OH} < 10 μA, V _{DD} > 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.30	٧
V _{OH6}	High output voltage Port 1 pins with LDO regulator enabled for 3 V out	I _{OH} = 5 mA, V _{DD} > 3.1 V, maximum of 20 mA source current in all I/Os	2.20	-	_	V
V _{OH7}	High output voltage Port 1 pins with LDO enabled for 2.5 V out	I_{OH} < 10 μ A, V_{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
V _{OH8}	High output voltage Port 1 pins with LDO enabled for 2.5 V out	I _{OH} = 2 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.90	_	-	V
V _{OH9}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I_{OH} < 10 μ A, V_{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.60	1.80	2.10	V
V _{OH10}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I _{OH} = 1 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.20	_	-	V
V _{OL}	Low output voltage	I_{OL} = 25 mA, V_{DD} > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	_	0.75	٧
V _{IL}	Input low voltage	-	_	_	0.80	V
V_{IH}	Input high voltage	_	V _{DD} × 0.65	_	$V_{DD} + 0.7$	V
V_{H}	Input hysteresis voltage	_	-	80	_	mV
I _{IL}	Input leakage (Absolute Value)	_	_	0.001	1	μΑ
C _{PIN}	Pin capacitance	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF
\ /		threshold voltage of Port1 input	0.8	V	_	_
V _{IHLVT3.3}		threshold voltage of Port1 input	1.4	-	_	V
V _{ILLVT5.5}		threshold voltage of Port1 input	0.8	V	_	_
V _{IHLVT5.5}	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.7	_	_	V

Note

^{44.} Errata: Pull-up resistor on port1 pins cannot be connected to a voltage that is greater than 0.7 V higher than CY8C20xx7/S VDD. For more information see item #7 in "Errata" on page 37.



Table 12. 1.71 V to 2.4 V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{OL}	Low output voltage	I _{OL} = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.40	V
V_{IL}	Input low voltage	-	-	_	0.30 × V _{DD}	V
V _{IH}	Input high voltage	-	0.65 × V _{DD}	_	_	V
V_{H}	Input hysteresis voltage	-	-	80	-	mV
I _{IL}	Input leakage (absolute value)	-	-	1	1000	nA
C _{PIN}	Capacitive load on pins	Package and pin dependent temp = 25 °C	0.50	1.70	7	pF

Table 13. GPIO Current Sink and Source Specifications

Supply Voltage	Mode	Port 0/1 per I/O (max)	Port 2/3/4 per I/O (max)	Total Current Even Pins (max)	Total Current Odd Pins (max)	Units		
1.71–2.4	Sink	5	5	20	30	mA		
1.71-2.4	Source	2	0.5	10	10 ^[45]			
2.4–3.0	Sink	10	10	30	30	mA		
2.4–3.0	Source	2	0.2	10 ^[45]		10 ^[45]		mA
3.0–5.0	Sink	25	25	60	60	mA		
3.0–5.0	Source	5	1	20 ^[45]		mA		

DC Analog Mux Bus Specifications

Table 14 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 14. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{SW}	Switch resistance to common analog bus	-	_	_	800	Ω
R _{GND}	Resistance of initialization switch to V _{SS}	-	_	_	800	Ω

The maximum pin voltage for measuring $\rm R_{SW}$ and $\rm R_{GND}$ is 1.8 $\rm V$

DC Low Power Comparator Specifications

Table 15 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 15. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V_{LPC}	Low power comparator (LPC) common mode	Maximum voltage limited to V _{DD}	0.2	1	1.8	V
I _{LPC}	LPC supply current	-	_	10	80	μΑ
V _{OSLPC}	LPC voltage offset	-	-	2.5	30	mV

Note

45. Total current (odd + even ports)



Comparator User Module Electrical Specifications

Table 16 lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: $-40~^{\circ}\text{C} \le \text{TA} \le 85~^{\circ}\text{C}$, 1.71 V $\le V_{DD} \le 5.5~\text{V}$.

Table 16. Comparator User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{COMP}	Comparator response time	50 mV overdrive	_	70	100	ns
Offset	-	Valid from 0.2 V to 1.5 V	_	2.5	30	mV
Current	-	Average DC current, 50 mV overdrive	-	20	80	μA
PSRR	Supply voltage > 2 V	Power supply rejection ratio	_	80	80 -	dB
FORK	Supply voltage < 2 V	Power supply rejection ratio	-	40		dB
Input range	_	_	0.2		1.5	V

ADC Electrical Specifications

Table 17. ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input			I.			
V _{IN}	Input voltage range	_	0	-	VREFADC	V
C _{IIN}	Input capacitance	_	_	_	5	pF
R _{IN}	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference	<u> </u>					
V _{REFADC}	ADC reference voltage	_	1.14	_	1.26	V
Conversion Rate			•			•
F _{CLK}	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 21 for accuracy	2.25	-	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2^Resolution/Data Clock)	_	23.43	-	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2^resolution/data clock)	_	5.85	-	ksps
DC Accuracy			•			•
RES	Resolution	Can be set to 8, 9, or 10 bit	8	-	10	bits
DNL	Differential nonlinearity	_	-1	-	+2	LSB
INL	Integral nonlinearity	_	-2	_	+2	LSB
Е	Offset error	8-bit resolution	0	3.20	19.20	LSB
E _{OFFSET}	Oliset error	10-bit resolution	0	12.80	76.80	LSB
E _{GAIN}	Gain error	For any resolution	- 5	_	+5	%FSR
Power						
I _{ADC}	Operating current	_	_	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V _{DD} > 3.0 V)	_	24	-	dB
ONIX	Tower supply rejection ratio	PSRR (V _{DD} < 3.0 V)	_	30	_	dB



AC Chip-Level Specifications

Table 24 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 24. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{IMO24}	IMO frequency at 24 MHz Setting	-	22.8	24	25.2	MHz
F _{IMO12}	IMO frequency at 12 MHz setting	-	11.4	12	12.6	MHz
F _{IMO6}	IMO frequency at 6 MHz setting	-	5.7	6.0	6.3	MHz
F _{CPU}	CPU frequency	-	0.75	_	25.20	MHz
F _{32K1}	ILO frequency	-	15	32	50	kHz
F _{32K_U}	ILO untrimmed frequency	-	_	32	_	kHz
DC _{IMO}	Duty cycle of IMO	-	40	50	60	%
DC _{ILO}	ILO duty cycle	-	40	50	60	%
SR _{POWER_UP}	Power supply slew rate	V _{DD} slew rate during power-up	_	_	250	V/ms
t _{XRST}	External reset pulse width at power-up	After supply voltage is valid	1	_	_	ms
t _{XRST2}	External reset pulse width after power-up ^[52]	Applies after part has booted	10	_	_	μS
	6 MHz IMO cycle-to-cycle jitter (RMS)	-	-	0.7	12.6 6.3 25.20 50 - 60 60	ns
	6 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	-	22.8 24 25.2 11.4 12 12.6 5.7 6.0 6.3 0.75 - 25.20 15 32 50 - 32 - 40 50 60 40 50 60 wer-up - 250 alid 1 ooted 10 0.7 6.7 - 4.3 29.3 - 0.5 5.2 - 2.3 5.6 - 0.4 2.6 - 1.0 8.7 - 1.4 6.0	ns		
	6 MHz IMO period jitter (RMS)	-	_	0.7	3.3	ns
	12 MHz IMO cycle-to-cycle jitter (RMS)	-	_	0.5	25.2 N 12.6 N 6.3 N 25.20 N 50	ns
t _{JIT_IMO} ^[53]	12 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	-	_	2.3	5.6	ns
	12 MHz IMO period jitter (RMS)	-	_	2.8 24 25.2 1.4 12 12.6 5.7 6.0 6.3 .75 - 25.20 15 32 50 - 32 - 40 50 60 - - 250 1 - - - 0.7 6.7 - 4.3 29.3 - 0.5 5.2 - 2.3 5.6 - 1.0 8.7 - 1.4 6.0	ns	
	24 MHz IMO cycle-to-cycle jitter (RMS)	_	22.8 24 25.2 11.4 12 12.6 5.7 6.0 6.3 0.75 - 25.20 15 32 50 - 32 - 40 50 60 40 50 60 40 50 60 aring power-up - 250 age is valid 1 thas booted 10 0.7 6.7 - 4.3 29.3 - 0.5 5.2 - 2.3 5.6 - 0.4 2.6 - 1.0 8.7 - 1.4 6.0	ns		
	24 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	-	-	1.4	6.0	ns
	24 MHz IMO period jitter (RMS)	_	_	0.6	4.0	ns

Note
52. The minimum required XRES pulse length is longer when programming the device (see Table 28 on page 23).
53. See the Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.




AC General Purpose I/O Specifications

Table 25 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 25. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{GPIO}	GPIO operating frequency	Normal strong mode Port 0, 1	0	_	6 MHz for 1.71 V <v<sub>DD < 2.40 V</v<sub>	MHz
' GPIO	or to operating frequency	Normal strong mode 1 of 0, 1	0	_	12 MHz for 2.40 V < V _{DD} < 5.50 V	MHz
t _{RISE23}	Rise time, strong mode, Cload = 50 pF Ports 2 or 3	V _{DD} = 3.0 to 3.6 V, 10% to 90%	15	_	80	ns
t _{RISE23L}	Rise time, strong mode low supply, Cload = 50 pF, Ports 2 or 3	V _{DD} = 1.71 to 3.0 V, 10% to 90%	15	_	80	ns
t _{RISE01}	Rise time, strong mode, Cload = 50 pF Ports 0 or 1	V _{DD} = 3.0 to 3.6 V, 10% to 90% LDO enabled or disabled	10	-	50	ns
t _{RISE01L}	Rise time, strong mode low supply, Cload = 50 pF, Ports 0 or 1	V _{DD} = 1.71 to 3.0 V, 10% to 90% LDO enabled or disabled	10	-	80	ns
t _{FALL}	Fall time, strong mode, Cload = 50 pF all ports	V _{DD} = 3.0 to 3.6 V, 10% to 90%	10	-	50	ns
t _{FALLL}	Fall time, strong mode low supply, Cload = 50 pF, all ports	V _{DD} = 1.71 to 3.0 V, 10% to 90%	10	-	70	ns

Figure 9. GPIO Timing Diagram



AC Comparator Specifications

Table 26 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 26. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t _{LPC}	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage.	-	-	100	ns

AC External Clock Specifications

Table 27 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 27. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
	Frequency (external oscillator frequency)	_	0.75	_	25.20	MHz
F _{OSCEXT}	High period	-	20.60	_	5300	ns
OOOLXI	Low period	-	20.60	_	_	ns
	Power-up IMO to switch	1	150	-	_	μS



AC Programming Specifications

Figure 10. AC Waveform




Table 28 lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 28. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t _{RSCLK}	Rise time of SCLK	-	1	_	20	ns
t _{FSCLK}	Fall time of SCLK	_	1	_	20	ns
t _{SSCLK}	Data setup time to falling edge of SCLK	-	40	_	_	ns
t _{HSCLK}	Data hold time from falling edge of SCLK	-	40	_	_	ns
F _{SCLK}	Frequency of SCLK	_	0	_	8	MHz
t _{ERASEB}	Flash erase time (block)	_	_	_	18	ms
t _{WRITE}	Flash block write time	-	-	_	25	ms
t _{DSCLK}	Data out delay from falling edge of SCLK	3.6 < V _{DD}	_	_	60	ns
t _{DSCLK3}	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	_	_	85	ns
t _{DSCLK2}	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	-	_	130	ns
t _{XRST3}	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	-	_	μS
t _{XRES}	XRES pulse length	-	300	_	-	μS
t _{VDDWAIT} [54]	V _{DD} stable to wait-and-poll hold off	-	0.1	_	1	ms
t _{VDDXRES} ^[54]	V _{DD} stable to XRES assertion delay	-	14.27	_	_	ms
t _{POLL}	SDAT high pulse time	-	0.01	_	200	ms
t _{ACQ} ^[54]	"Key window" time after a V _{DD} ramp acquire event, based on 256 ILO clocks.	-	3.20	-	19.60	ms
t _{XRESINI} [54]	"Key window" time after an XRES event, based on 8 ILO clocks	-	98	_	615	μS

Note
54. Valid from 5 to 50 °C. See the spec, CY8C20X66, CY8C20X46, CY8C20X36, CY7C643XX, CY7C604XX, CY8CTST2XX, CY8CTMG2XX, CY8C20X67, CY8C20X47, CY8C20X37, Programming Spec for more details.




AC I²C Specifications

Table 29 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 29. AC Characteristics of the I²C SDA and SCL Pins

Symbol	Description		ndard ode	Fast Mode		Units	
		Min	Max	Min	Max		
f _{SCL}	SCL clock frequency	0	100	0	400	kHz	
t _{HD;STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	_	0.6	-	μs	
t_{LOW}	LOW period of the SCL clock	4.7	_	1.3	-	μs	
t _{HIGH}	HIGH Period of the SCL clock	4.0	-	0.6	_	μs	
t _{SU;STA}	Setup time for a repeated START condition	4.7	-	0.6	_	μs	
t _{HD;DAT} [55]	Data hold time	20	3.45	20	0.90	μs	
t _{SU;DAT}	Data setup time	250	-	100 ^[56]	_	ns	
t _{SU;STO}	Setup time for STOP condition	4.0	-	0.6	_	μs	
t _{BUF}	Bus free time between a STOP and START condition	4.7	_	1.3	_	μs	
t _{SP}	Pulse width of spikes are suppressed by the input filter	-	_	0	50	ns	

Figure 11. Definition for Timing for Fast/Standard Mode on the I²C Bus



Notes

 ^{55.} Errata: To wake up from sleep using I2C hardware address match event, I2C interface needs 20 ns hold time on SDA line with respect to falling edge of SCL. For more information see item #5 in the "Errata" on page 37.
 56. A Fast-Mode I²C-bus device can be used in a standard mode I²C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.



Thermal Impedances

Table 32. Thermal Impedances per Package

Package	Typical θ _{JA} ^[57]
16-pin SOIC	95 °C/W
16-pin QFN	33 °C/W
24-pin QFN ^[58]	21 °C/W
32-pin QFN ^[58]	20 °C/W
48-pin QFN ^[58]	18 °C/W
30-ball WLCSP	54 °C/W

Capacitance on Crystal Pins

Table 33. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32-Pin QFN	3.2 pF
48-Pin QFN	3.3 pF

Solder Reflow Peak Temperature

Table 34 shows the solder reflow temperature limits that must not be exceeded.

Table 34. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature (T _C)	Maximum Time above T _C − 5 °C
16-pin SOIC	260 °C	30 seconds
16-pin QFN	260 °C	30 seconds
24-pin QFN	260 °C	30 seconds
32-pin QFN	260 °C	30 seconds
48-pin QFN	260 °C	30 seconds
30-ball WLCSP	260 °C	30 seconds

 $^{57.} T_J = T_A + Power \times \theta_{JA}$. 58. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.



Device Programmers

All device programmers are purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards
- MiniProg programming unit
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

CY3207ISSP In-System Serial Programmer (ISSP)

Note CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable

Third Party Tools

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under Documentation > Evaluation Boards.



Ordering Information

Table 35 lists the CY8C20x37/47/67/S PSoC devices' key package features and ordering codes.

Table 35. PSoC Device Key Features and Ordering Information

Ordering Code	Package	Flash (Bytes)	SRAM (Bytes)	CapSense Sensors	Digital I/O Pins	Analog Inputs [59]	XRES Pin	ADC
CY8C20237-24SXI	16-pin SOIC	8 K	1 K	10	13	13	Yes	Yes
CY8C20247S-24SXI	16-pin SOIC	16 K	2 K	10	13	13	Yes	Yes
CY8C20237-24LKXI	16-pin QFN	8 K	1 K	10	13	13	Yes	Yes
CY8C20237-24LKXIT	16-pin QFN (Tape and Reel)	8 K	1 K	10	13	13	Yes	Yes
CY8C20247S-24LKXI	16-pin QFN	16 K	2 K	10	13	13	Yes	Yes
CY8C20247S-24LKXIT	16-pin QFN (Tape and Reel)	16 K	2 K	10	13	13	Yes	Yes
CY8C20337-24LQXI	24-pin QFN	8 K	1 K	16	19	19	Yes	Yes
CY8C20337-24LQXIT	24-pin QFN (Tape and Reel)	8 K	1 K	16	19	19	Yes	Yes
CY8C20347-24LQXI	24-pin QFN	16 K	2 K	16	19	19	Yes	Yes
CY8C20347-24LQXIT	24-pin QFN (Tape and Reel)	16 K	2 K	16	19	19	Yes	Yes
CY8C20347S-24LQXI	24-pin QFN	16 K	2 K	16	19	19	Yes	Yes
CY8C20347S-24LQXIT	24-pin QFN (Tape and Reel)	16 K	2 K	16	19	19	Yes	Yes
CY8C20437-24LQXI	32-pin QFN	8 K	1 K	25	28	28	Yes	Yes
CY8C20437-24LQXIT	32-pin QFN (Tape and Reel)	8 K	1 K	25	28	28	Yes	Yes
CY8C20447-24LQXI	32-pin QFN	16 K	2 K	25	28	28	Yes	Yes
CY8C20447-24LQXIT	32-pin QFN (Tape and Reel)	16 K	2 K	25	28	28	Yes	Yes
CY8C20447S-24LQXI	32-pin QFN	16 K	2 K	25	28	28	Yes	Yes
CY8C20447S-24LQXIT	32-pin QFN (Tape and Reel)	16 K	2 K	25	28	28	Yes	Yes
CY8C20467-24LQXI	32-pin QFN	32 K	2 K	25	28	28	Yes	Yes
CY8C20467-24LQXIT	32-pin QFN (Tape and Reel)	32 K	2 K	25	28	28	Yes	Yes
CY8C20467S-24LQXI	32-pin QFN	32 K	2 K	25	28	28	Yes	Yes
CY8C20467S-24LQXIT	32-pin QFN (Tape and Reel)	32 K	2 K	25	28	28	Yes	Yes
CY8C20637-24LQXI	48-pin QFN	8 K	1 K	31	34	34	Yes	Yes
CY8C20637-24LQXIT	48-pin QFN (Tape and Reel)	8 K	1 K	31	34	34	Yes	Yes
CY8C20647-24LQXI	48-pin QFN	16 K	2 K	31	34	34	Yes	Yes
CY8C20647-24LQXIT	48-pin QFN (Tape and Reel)	16 K	2 K	31	34	34	Yes	Yes
CY8C20647S-24LQXI	48-pin QFN	16 K	2 K	31	34	34	Yes	Yes
CY8C20647S-24LQXIT	48-pin QFN (Tape and Reel)	16 K	2 K	31	34	34	Yes	Yes
CY8C20667-24LQXI	48-pin QFN	32 K	2 K	31	34	34	Yes	Yes
CY8C20667-24LQXIT	48-pin QFN (Tape and Reel)	32 K	2 K	31	34	34	Yes	Yes
CY8C20667S-24LQXI	48-pin QFN	32 K	2 K	31	34	34	Yes	Yes
CY8C20667S-24LQXIT	48-pin QFN (Tape and Reel)	32 K	2 K	31	34	34	Yes	Yes


Note 59. Dual-function Digital I/O Pins also connect to the common analog mux.



Table 35. PSoC Device Key Features and Ordering Information (continued)

Ordering Code	Package		SRAM (Bytes)	CapSense Sensors	Digital I/O Pins	Analog Inputs [59]	XRES Pin	ADC
CY8C20767-24FDXC	30-pin WLCSP	32 K	2 K	24	27	27	Yes	Yes
CY8C20767-24FDXCT	30-pin WLCSP (Tape and Reel)	32 K	2 K	24	27	27	Yes	Yes

Ordering Code Definitions





Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Glossary

Crosspoint connection Connection between any GPIO combination via analog multiplexer bus.

Differential non linearity Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly

one LSB apart. Differential non-linearity is a measure of the worst case deviation from the

ideal 1 LSB step.

Hold time Hold time is the time following a clock event during which the data input to a latch or flip-

flop must remain stable in order to guarantee that the latched data is correct.

It is a serial multi-master bus used to connect low speed peripherals to MCU.

Integral nonlinearity It is a term describing the maximum deviation between the ideal output of a DAC/ADC and

the actual output level.

Latch-up current Current at which the latch-up test is conducted according to JESD78 standard (at 125

degree Celsius)

Power supply rejection ratio (PSRR) The PSRR is defined as the ratio of the change in supply voltage to the corresponding

change in output voltage of the device.

Scan The conversion of all sensor capacitances to digital values.

Setup time Period required to prepare a device, machine, process, or system for it to be ready to

function.

Signal-to-noise ratio The ratio between a capacitive finger signal and system noise.

SPI Serial peripheral interface is a synchronous serial data link standard.



3. Missed Interrupt During Transition to Sleep

■Problem Definition

If an interrupt is posted a short time (within 2.5 CPU cycles) before firmware commands the device to sleep, the interrupt will be missed.

■Parameters Affected

No datasheet parameters are affected.

■Trigger Condition(S)

Triggered by enabling sleep mode just prior to an interrupt.

■Scope of Impact

The relevant interrupt service routine will not be run.

■Workaround

None.

■Fix Status

Will not be fixed

■Changes

None

4. Wakeup from sleep with analog interrupt

■Problem Definition

Device wakes up from sleep when an analog interrupt is trigger

■Parameters Affected

No datasheet parameters are affected.

■Trigger Condition(S)

Triggered by enabling analog interrupt during sleep mode when device operating temperature is 50 °C or above

■Scope of Impact

Device unexpectedly wakes up from sleep

■Workaround

Disable the analog interrupt before entering sleep and turn it back on upon wake-up.

■Fix Status

Will not be fixed

■Changes

None



5. Wake-up from Sleep with Hardware I2C Address match on Pins P1[0], P1[1]

■Problem Definition

I2C interface needs 20 ns hold time on SDA line with respect to falling edge of SCL, to wake-up from sleep using I2C hardware address match event.

■Parameters Affected

 $t_{HD:DAT}$ increased to 20 ns from 0 ns

■Trigger Condition(S)

This is an issue only when all these three conditions are met:


- 1) P1.0 and P1.1 are used as I2C pins,
- 2) Wakeup from sleep with hardware address match feature is enabled, and
- 3) I2C master does not provide 20 ns hold time on SDA with respect to falling edge of SCL.

■Scope of Impact

These trigger conditions cause the device to never wake-up from sleep based on I2C address match event.

■Workaround

For a design that meets all of the trigger conditions, the following suggested circuit has to be implemented as a work-around. The R and C values proposed are 100 ohm and 200 pF respectively.



■Fix Status

Will not be fixed

■Changes

None



Document History Page

Sensors	Title: CY8C	·	V CapSense [®]	Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximit
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	3276782	DST	06/27/2011	New silicon and document
*A	3327230	DST	07/28/2011	Changed 48-pin dimensions to 6 × 6 × 0.6 mm QFN Updated pins name in Table 3 on page 9 and removed USB column and updated dimensions for 48-pin parts in Table 35 on page 33 Updated Figure 20 on page 29 Removed ICE and Debugger sections. Removed CY3215 Development Kit and CY3280-20x66 UCC sections. Updated Ordering Information.
*B	3403111	YVA	10/12/2011	Moved status from Advance to Preliminary. Updated Ordering Information Removed the row named "48-Pin (6 × 6 mm) QFN (OCD)". Changed all 48-pin ordering code column from CY8C20XXX-24LTxx to CY8C20XXX-24LQxx. Updated 16-pin SOIC and 16-pin QFN package drawings.
*C	3473317	DST	12/23/2011	Updated Features. Updated Pinouts (Removed PSoC in captions of Figure 2, Figure 3, Figure 4 Figure 6, and Figure 7). Updated DC Chip-Level Specifications under Electrical Specifications (Updated typical value of I _{DD24} parameter from 3.32 mA to 2.88 mA, updated typical value of I _{DD12} parameter from 1.86 mA to 1.71 mA, updated typical value of I _{DD6} parameter from 1.13 mA to 1.16 mA, updated maximum value of I _{SE} parameter from 0.50 μA to 1.1 μA, added I _{SBI2C} parameter and its details). Updated DC GPIO Specifications under Electrical Specifications (Added the parameters namely V _{ILLVT3.3} , V _{IHLVT3.3} , V _{IHLVT5.5} , V _{IHLVT5.5} and their details Table 10, added the parameters namely V _{ILLVT3.5} , V _{IHLVT2.5} , v _{IHLVT2.5} and their details Table 11). Added the following sections namely DC I2C Specifications, Shield Driver D Specifications, and DC IDAC Specifications under Electrical Specifications. Updated AC Chip-Level Specifications (Added the parameter namely t _{JIT_IM} and its details).
*D	3510277	YVA/DST	02/16/2012	Added CY8C20x37/37S/47/47S/67/67S part numbers and changed title to "1. V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders" Updated Features. Modified comparator blocks in Logic Block Diagram. Replaced SmartSense with SmartSense auto-tuning. Added CY8C20xx7S part numbers in Pin Definitions. Added footnote for Table 20. Updated Table 21 and Table 22 and added Table 23. Updated F _{32K1} min value. Updated data hold time min values. Updated CY8C206x7 part information in Table "Emulation and Programming Accessories". Updated Ordering Information.
*E	3539259	DST	03/01/2012	Changed Datasheet status from Preliminary to Final. Updated all Pinouts to include Driven Shield Output (optional) information. Updated Min value for V _{LPC} Table 15. Updated Offset and Input range in Table 16.



Document History Page (continued)

Document Sensors	Title: CY8C2	20xx7/S, 1.8	-	Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximity
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*K	4248645	DST	01/16/2014	Updated Pinouts: Updated 32-pin QFN (25 Sensing Inputs)[25]: Updated Figure 6. Updated Packaging Information: spec 001-09116 – Changed revision from *H to *I.
*[4404150	SLAN	06/10/2014	Updated Pinouts: Updated 16-pin SOIC (10 Sensing Inputs): Updated 16-pin SOIC (10 Sensing Inputs) 8 : Updated 16-pin QFN (10 Sensing Inputs) 8 : Updated 16-pin QFN (10 Sensing Inputs) 8 : Updated Table 2: Added Note 12 and referred the same note in description of XRES pin. Updated 24-pin QFN (16 Sensing Inputs)[14]: Updated Table 3: Added Note 18 and referred the same note in description of XRES pin. Updated 30-ball WLCSP (24 Sensing Inputs): Updated Table 4: Added Note 21 and referred the same note in description of XRES pin. Updated 32-pin QFN (25 Sensing Inputs)[25]: Updated Table 5: Added Note 29 and referred the same note in description of XRES pin. Updated 48-pin QFN (31 Sensing Inputs)[31]: Updated 48-pin QFN (31 Sensing Inputs)[31]: Updated Table 6: Added Note 35 and referred the same note in description of XRES pin. Updated Table 10: Updated Electrical Specifications: Updated Table 10: Updated Table 11: Updated Table 11: Updated Table 124: Removed minimum and maximum values of V _{IH} parameter. Updated Table 24: Removed minimum and maximum values of "ILO untrimmed frequency". Updated Packaging Information: spec 001-09116 – Changed revision from *I to *J. Completing Sunset Review.
*M	4825924	SLAN	07/07/2015	Added the footnote "All VSS pins should be brought out to one common GND plane" in pinout tables (Table 1 through Table 6). Updated Packaging Information: spec 001-13937 – Changed revision from *E to *F. Updated to new template.
*N	5068999	ARVI	12/31/2015	Updated hyperlink of "Technical Reference Manual" in all instances across the document. Updated PSoC® Functional Overview: Updated Additional System Resources: Updated description. Updated Development Tool Selection: Removed "Accessories (Emulation and Programming)". Removed "Build a PSoC Emulator into Your Board".



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2011-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.