



Welcome to **E-XFL.COM**

<u>Embedded - Microcontrollers - Application</u>
<u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application enacific microcontrollars are anaineered to

Details	
Product Status	Active
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (32kB)
Controller Series	CY8C20xx7/S
RAM Size	3K x 8
Interface	I ² C, SPI
Number of I/O	33
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20667s-24lqxit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

PSoC® Functional Overview	4
PSoC Core	4
CapSense System	4
Additional System Resources	5
Getting Started	
Application Notes/Design Guides	
Development Kits	
Training	
CYPros Consultants	
Solutions Library	
Technical Support	5
Designing with PSoC Designer	
Select Components	6
Configure Components	6
Organize and Connect	6
Generate, Verify, and Debug	6
Pinouts	
16-pin SOIC (10 Sensing Inputs)	
16-pin QFN (10 Sensing Inputs)[9]	
24-pin QFN (16 Sensing Inputs)[15]	
30-ball WLCSP (24 Sensing Inputs)	
32-pin QFN (25 Sensing Inputs)[26]	
48-pin QFN (31 Sensing Inputs)[32]	
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	
DC Chip-Level Specifications	
DC GPIO Specifications	
DC Analog Mux Bus Specifications	
DC Low Power Comparator Specifications	
Comparator User Module Electrical Specifications .	
ADC Electrical Specifications	
DC POR and LVD Specifications	
DC Programming Specifications	
DC I2C Specifications	
Shield Driver DC Specifications	20

DC IDAC Specifications	20
AC Chip-Level Specifications	
AC General Purpose I/O Specifications	
AC Comparator Specifications	
AC External Clock Specifications	
AC Programming Specifications	23
AC I2C Specifications	
Packaging Information	27
Thermal Impedances	30
Capacitance on Crystal Pins	30
Solder Reflow Peak Temperature	30
Development Tool Selection	31
Software	31
Development Kits	
Evaluation Tools	
Device Programmers	32
Third Party Tools	32
Ordering Information	
Ordering Code Definitions	
Acronyms	
Reference Documents	
Document Conventions	
Units of Measure	
Numeric Naming	
Glossary	
Errata	
CY8C20xx7/S Qualification Status	
CY8C20xx7/S Errata Summary	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Leconical Support	71



Pinouts


The CY8C20x37/47/67/S PSoC device is available in a variety of packages, which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog bus. However, V_{SS}, V_{DD}, and XRES are not capable of digital I/O.

16-pin SOIC (10 Sensing Inputs)

Table 1. Pin Definitions – CY8C20237-24SXI, CY8C20247/S-24SXI [3]

Table 1: 1 iii Deliiiilioli3							
Pin	Ту	pe	Name	Description			
No.	Digital	Analog	Name	Description			
1	I/O	ı	P0[3]	Integrating Input			
2	I/O	I	P0[1]	Integrating Input			
3	I/O	I	P2[5]	Crystal output (XOut)			
4	I/O	I	P2[3]	Crystal input (XIn)			
5	I/O	I	P1[7]	I2C SCL, SPI SS			
6	I/O		P1[5]	I2C SDA, SPI MISO			
7	I/O		P1[3]				
8	I/O	I	P1[1]	ISSP CLK ^[4] , I ² C SCL, SPI MOSI			
9	Po	wer	V_{SS}	Ground connection ^[7]			
10	I/O	I	P1[0]	ISSP DATA ^[4] , I ² C SDA, SPI CLK ^[5]			
11	I/O		P1[2]	Driven Shield Output (optional)			
12	I/O	I	P1[4]	Optional external clock (EXTCLK)			
13	INPUT		XRES	Active high external reset with internal pull-down ^[6]			
14	I/O	I	P0[4]				
15	Po	wer	V_{DD}	Supply voltage			
16	I/O	I	P0[7]				

Figure 2. CY8C20237-24SXI, CY8C20247/S-24SXI **Device**



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

- 3. 13 GPIOs = 10 pins for capacitive sensing+2 pins for I²C + 1 pin for modulator capacitor.

 4. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.
- 5. Alternate SPI clock.
- The internal pull down is 5KOhm.
- 7. All VSS pins should be brought out to one common GND plane.




32-pin QFN (25 Sensing Inputs)[25]

Table 5. Pin Definitions - CY8C20437, CY8C20447/S, CY8C20467/S [26]

Pin	Τ\	/pe		
No.	Digital	Analog	Name	Description
1	IOH	1	P0[1]	Integrating input
2	I/O		P2[5]	Crystal output (XOut)
3	I/O	ı	P2[3]	Crystal input (XIn)
4	I/O	ı	P2[1]	
5	I/O	ı	P4[3]	
6	I/O		P3[3]	
7	I/O		P3[1]	
8	IOHR	ı	P1[7]	I ² C SCL, SPI SS
9	IOHR		P1[5]	I ² C SDA, SPI MISO
10	IOHR		P1[3]	SPI CLK.
11	IOHR	I	P1[1]	ISSP CLK ^[27] , I ² C SCL, SPI MOSI.
12	Po	wer	V_{SS}	Ground connection ^[30]
13	IOHR	I	P1[0]	ISSP DATA ^[27] , I ² C SDA, SPI CLK ^[28]
14	IOHR	I	P1[2]	Driven Shield Output (optional)
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR		P1[6]	
17	In	put	XRES	Active high external reset with internal pull-down ^[29]
18	I/O		P3[0]	
19	I/O	ı	P3[2]	
20	I/O		P4[0]	
21	I/O	ı	P4[2]	
22	I/O		P2[0]	
23	I/O		P2[2]	Driven Shield Output (optional)
24	I/O	ı	P2[4]	Driven Shield Output (optional)
25	IOH	ı	P0[0]	Driven Shield Output (optional)
26	IOH		P0[2]	Driven Shield Output (optional)
27	IOH		P0[4]	
28	IOH	ı	P0[6]	
29	Po	wer	V_{DD}	
30	IOH	I	P0[7]	
31	IOH		P0[3]	Integrating input
32	Po	wer	V_{SS}	Ground connection ^[30]
СР	Po	wer	V_{SS}	Center pad must be connected to ground

Figure 6. CY8C20437, CY8C20447/S, CY8C20467/S Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes


- 25. The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
- it must be electrically floated and not connected to any other signal.

 26. 28 GPIOs = 25 pins for capacitive sensing+2 pins for I²C + 1 pin for modulator capacitor.
- 27. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter issues.
- 28. Alternate SPI clock.
- 29. The internal pull down is 5KOhm.
- 30. All VSS pins should be brought out to one common GND plane.



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C20x37/47/67/S PSoC devices. For the latest electrical specifications, confirm that you have the most recent datasheet by visiting the web at http://www.cypress.com/psoc.



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 7. Absolute Maximum Ratings

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{STG}	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage temperature Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.		+25	+125	°C
V_{DD}	Supply voltage relative to V _{SS}	-	-0.5	-	+6.0	V
V _{IO}	DC input voltage	-	V _{SS} – 0.5	_	$V_{DD} + 0.5$	V
V_{IOZ}	DC voltage applied to tristate	-	V _{SS} – 0.5	_	$V_{DD} + 0.5$	V
I _{MIO}	Maximum current into any port pin	-	-25	-	+50	mA
ESD	Electro static discharge voltage	Human body model ESD	2000	-	-	V
LU	Latch up current	In accordance with JESD78 standard	ı	ı	200	mA

Operating Temperature

Table 8. Operating Temperature

Symbol	Description	Conditions	Min	Тур	Max	Units
T _A	Ambient temperature	-	-40	_	+85	°C
T _C	Commercial temperature range	-	0		70	°C
TJ	Operational die temperature	The temperature rise from ambient to junction is package specific. See the Thermal Impedances on page 30. The user must limit the power consumption to comply with this requirement.	-4 0	-	+100	°C



DC Chip-Level Specifications

Table 9 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 9. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{DD} ^[37, 38, 39]	Supply voltage	See Table 14 on page 17.	1.71	_	5.50	V
I _{DD24}	Supply current, IMO = 24 MHz Conditions are $V_{DD} \le 3.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current		-	2.88	4.00	mA
I _{DD12}	Supply current, IMO = 12 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current		1.71	2.60	mA
I _{DD6}	Supply current, IMO = 6 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	-	1.16	1.80	mA
I _{SB0} [40, 41, 42, 43]	Deep sleep current	$V_{DD} \le 3.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, I/O regulator turned off	-	0.10	1.1	μΑ
I _{SB1} [40, 41, 42, 43]	Standby current with POR, LVD and sleep timer	$V_{DD} \le 3.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, I/O regulator turned off	_	1.07	1.50	μА
I _{SBI2C} [40, 41, 42, 43]	Standby current with I ² C enabled	Conditions are V_{DD} = 3.3 V, T_A = 25 °C and CPU = 24 MHz	_	1.64	-	μА

Notes

<sup>Notes
37. When V_{DD} remains in the range from 1.71 V to 1.9 V for more than 50 µs, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 µs to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR_{POWER_UP} parameter.
38. If powering down in standby sleep mode, to properly detect and recover from a V_{DD} brown out condition any of the following actions must be taken:

a. Bring the device out of sleep before powering down.
b. Assure that V_{DD} falls below 100 mV before powering back up.
c. Set the No Buzz bit in the OSC_CR0 register to keep the voltage monitoring circuit powered during sleep.
d. Increase the buzz rate to assure that the falling edge of V_{DD} is captured. The rate is configured through the PSSDC bits in the SLP_CFG register. For the referenced registers, refer to the Technical Reference Manual. In deep sleep/standby sleep mode, additional low power voltage monitoring circuitry allows V_{DD} brown out conditions to be detected and resets the device when V_{DD} goes lower than 1.1 V at edge rates slower than 1 V/ms.
39. For proper CapSense block functionality, if the drop in V_{DD} exceeds 5% of the base V_{DD}, the rate at which V_{DD} drops should not exceed 200 mV/s. Base V_{DD} can</sup>

^{39.} For proper CapSense block functionality, if the drop in VDD exceeds 5% of the base VDD, the rate at which VDD drops should not exceed 200 mV/s. Base VDD can be between 1.8 V and 5.5 V.

^{40.} Errata: When programmable timer 0 is used in "one-shot" mode by setting bit 1 of register 0,B0h (PT0_CFG), and the timer interrupt is used to wake the device from sleep, the interrupt service routine (ISR) may be executed twice. For more information, see the "Errata" on page 37.
41. Errata: When in sleep mode, if a GPIO interrupt happens simultaneously with a Timer0 or Sleep Timer interrupt, the GPIO interrupt may be missed, and the corresponding GPIO ISR not run. For more information, see the "Errata" on page 37.

^{42.} Errata: If an interrupt is posted a short time (within 2.5 CPU cycles) before firmware commands the device to sleep, the interrupt will be missed. For more information, see the "Errata" on page 37.

^{43.} Errata: Device wakes up from sleep when an analog interrupt is trigger. For more information, see the "Errata" on page 37.



DC GPIO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, 2.4 V to 3.0 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 1.71 V to 2.4 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 10. 3.0 V to 5.5 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{PU}	Pull-up resistor	-	4	5.60	8	kΩ
V _{OH1}	High output voltage Port 2 or 3 pins	$I_{OH} \leq$ 10 μ A, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	_	_	V
V _{OH2}	High output voltage Port 2 or 3 Pins	I _{OH} = 1 mA, maximum of 20 mA source current in all I/Os	V _{DD} – 0.90	_	_	V
V _{OH3}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	I_{OH} < 10 μ A, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	-	-	٧
V _{OH4}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	I _{OH} = 5 mA, maximum of 20 mA source current in all I/Os	V _{DD} – 0.90	-	-	٧
V _{OH5}	High output voltage Port 1 Pins with LDO Regulator Enabled for 3 V out	I _{OH} < 10 μA, V _{DD} > 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.30	٧
V _{OH6}	High output voltage Port 1 pins with LDO regulator enabled for 3 V out	I _{OH} = 5 mA, V _{DD} > 3.1 V, maximum of 20 mA source current in all I/Os	2.20	-	_	V
V _{OH7}	High output voltage Port 1 pins with LDO enabled for 2.5 V out	I_{OH} < 10 μ A, V_{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
V _{OH8}	High output voltage Port 1 pins with LDO enabled for 2.5 V out	I _{OH} = 2 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.90	_	_	V
V _{OH9}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I_{OH} < 10 μ A, V_{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.60	1.80	2.10	V
V _{OH10}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I _{OH} = 1 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.20	_	_	V
V _{OL}	Low output voltage	I_{OL} = 25 mA, V_{DD} > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	_	0.75	٧
V _{IL}	Input low voltage	-	_	_	0.80	V
V_{IH}	Input high voltage	_	V _{DD} × 0.65	_	$V_{DD} + 0.7$	V
V_{H}	Input hysteresis voltage	_	-	80	_	mV
I _{IL}	Input leakage (Absolute Value)	_	_	0.001	1	μΑ
C _{PIN}	Pin capacitance	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF
\ /		threshold voltage of Port1 input	0.8	V	_	_
V _{IHLVT3.3}		threshold voltage of Port1 input	1.4	-	_	V
V _{ILLVT5.5}		threshold voltage of Port1 input	0.8	V	_	_
V _{IHLVT5.5}	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.7	_	_	V

Note

^{44.} Errata: Pull-up resistor on port1 pins cannot be connected to a voltage that is greater than 0.7 V higher than CY8C20xx7/S VDD. For more information see item #7 in "Errata" on page 37.



Table 12. 1.71 V to 2.4 V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{OL}	Low output voltage	I _{OL} = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.40	V
V_{IL}	Input low voltage	-	-	_	0.30 × V _{DD}	V
V _{IH}	Input high voltage	-	0.65 × V _{DD}	_	-	V
V_{H}	Input hysteresis voltage	-	-	80	-	mV
I _{IL}	Input leakage (absolute value)	-	-	1	1000	nA
C _{PIN}	Capacitive load on pins	Package and pin dependent temp = 25 °C	0.50	1.70	7	pF

Table 13. GPIO Current Sink and Source Specifications

Supply Voltage	Mode	Port 0/1 per I/O (max)	Port 2/3/4 per I/O (max)	Total Current Even Pins (max)	Total Current Odd Pins (max)	Units	
1.71–2.4	Sink	5	5	20 30		mA	
1.71-2.4	Source	2	0.5	10	10 ^[45]		
2.4–3.0	Sink	10	10	30	30	mA	
2.4–3.0	Source	2	0.2	10	[45]	mA	
3.0–5.0	Sink	25	25	60	60	mA	
3.0-5.0	Source	5	1	20	[45]	mA	

DC Analog Mux Bus Specifications

Table 14 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 14. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{SW}	Switch resistance to common analog bus	-	_	_	800	Ω
R _{GND}	Resistance of initialization switch to V _{SS}	-	_	_	800	Ω

The maximum pin voltage for measuring $\rm R_{SW}$ and $\rm R_{GND}$ is 1.8 $\rm V$

DC Low Power Comparator Specifications

Table 15 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 15. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V_{LPC}	Low power comparator (LPC) common mode	Maximum voltage limited to V _{DD}	0.2	1	1.8	V
I _{LPC}	LPC supply current	-	_	10	80	μΑ
V _{OSLPC}	LPC voltage offset	-	-	2.5	30	mV

Note

45. Total current (odd + even ports)



DC I²C Specifications

Table 20 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$, $2.4~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 20. DC I²C Specifications^[50]

Symbol	Description	Conditions	Min	Тур	Max	Units
		$3.1 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	_	_	0.25 × V _{DD}	V
V _{ILI2C}	Input low level	$2.5 \text{ V} \le \text{V}_{DD} \le 3.0 \text{ V}$	_	_	0.3 × V _{DD}	V
		$1.71 \text{ V} \le \text{V}_{DD} \le 2.4 \text{ V}$	_	_	0.3 × V _{DD}	V
V _{IHI2C}	Input high level	1.71 V ≤ V _{DD} ≤ 5.5 V	0.65 × V _{DD}	-	V _{DD} + 0.7 V ^[51]	V

Shield Driver DC Specifications

Table 21 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and –40 °C \leq T_A \leq 85 °C, 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, or 1.71 V to 2.4 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 21. Shield Driver DC Specifications

Syr	mbol	Description	Conditions	Min	Тур	Max	Units
V_{Ref}		Reference buffer output	$1.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	0.942	-	1.106	V
V_{RefHi}		Reference buffer output	1.7 V ≤ V _{DD} ≤ 5.5 V	1.104	-	1.296	V

DC IDAC Specifications

Table 22 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 22. DC IDAC Specifications (8-bit IDAC)

Symbol	Description	Min	Тур	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	– 1	_	1	LSB	-
IDAC_DNL	Integral nonlinearity	-2	_	2	LSB	-
IDAC_Current	Range = 4x	138	_	169	μA	DAC setting = 127 dec
IDAO_GUITCH	Range = 8x	138	_	169	μΑ	DAC setting = 64 dec

Table 23. DC IDAC Specifications (7-bit IDAC)

Symbol	Description	Min	Тур	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	-1	_	1	LSB	_
IDAC_DNL	Integral nonlinearity	-2	_	2	LSB	_
IDAC Current	Range = 4x	137	_	168	μA	DAC setting = 127 dec
IDAO_Current	Range = 8x	138	_	169	μA	DAC setting = 64 dec

Notes

51. Errata: For more information see item #6 in the "Errata" on page 37.

Document Number: 001-69257 Rev. *O Page 20 of 45

^{50.} Errata: Pull-up resistors on I2C interface cannot be connected to a supply voltage that is more than 0.7 V higher than the CY8C20xx7/S power supply. For more information see item #6 in the "Errata" on page 37.




AC General Purpose I/O Specifications

Table 25 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 25. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{GPIO}	GPIO operating frequency	Normal strong mode Port 0, 1	0	_	6 MHz for 1.71 V <v<sub>DD < 2.40 V</v<sub>	MHz
' GPIO	or to operating inequency	Normal strong mode 1 of 0, 1	0	_	12 MHz for 2.40 V < V _{DD} < 5.50 V	MHz
t _{RISE23}	Rise time, strong mode, Cload = 50 pF Ports 2 or 3	V _{DD} = 3.0 to 3.6 V, 10% to 90%	15	_	80	ns
t _{RISE23L}	Rise time, strong mode low supply, Cload = 50 pF, Ports 2 or 3	V _{DD} = 1.71 to 3.0 V, 10% to 90%	15	_	80	ns
t _{RISE01}	Rise time, strong mode, Cload = 50 pF Ports 0 or 1	V _{DD} = 3.0 to 3.6 V, 10% to 90% LDO enabled or disabled	10	-	50	ns
t _{RISE01L}	Rise time, strong mode low supply, Cload = 50 pF, Ports 0 or 1	V _{DD} = 1.71 to 3.0 V, 10% to 90% LDO enabled or disabled	10	-	80	ns
t _{FALL}	Fall time, strong mode, Cload = 50 pF all ports	V _{DD} = 3.0 to 3.6 V, 10% to 90%	10	-	50	ns
t _{FALLL}	Fall time, strong mode low supply, Cload = 50 pF, all ports	V _{DD} = 1.71 to 3.0 V, 10% to 90%	10	-	70	ns

Figure 9. GPIO Timing Diagram



AC Comparator Specifications

Table 26 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 26. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t _{LPC}	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage.	-	-	100	ns

AC External Clock Specifications

Table 27 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 27. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
	Frequency (external oscillator frequency)	_	0.75	_	25.20	MHz
F _{OSCEXT}	High period	-	20.60	_	5300	ns
	Low period	-	20.60	_	_	ns
	Power-up IMO to switch	1	150	-	_	μS



AC Programming Specifications

Figure 10. AC Waveform




Table 28 lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 28. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t _{RSCLK}	Rise time of SCLK	-	1	_	20	ns
t _{FSCLK}	Fall time of SCLK	_	1	_	20	ns
t _{SSCLK}	Data setup time to falling edge of SCLK	-	40	_	_	ns
t _{HSCLK}	Data hold time from falling edge of SCLK	-	40	_	_	ns
F _{SCLK}	Frequency of SCLK	_	0	_	8	MHz
t _{ERASEB}	Flash erase time (block)	_	_	_	18	ms
t _{WRITE}	Flash block write time	-	-	_	25	ms
t _{DSCLK}	Data out delay from falling edge of SCLK	3.6 < V _{DD}	_	_	60	ns
t _{DSCLK3}	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	_	_	85	ns
t _{DSCLK2}	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	-	_	130	ns
t _{XRST3}	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	-	_	μS
t _{XRES}	XRES pulse length	-	300	_	-	μS
t _{VDDWAIT} [54]	V _{DD} stable to wait-and-poll hold off	-	0.1	_	1	ms
t _{VDDXRES} ^[54]	V _{DD} stable to XRES assertion delay	-	14.27	_	_	ms
t _{POLL}	SDAT high pulse time	-	0.01	_	200	ms
t _{ACQ} ^[54]	"Key window" time after a V _{DD} ramp acquire event, based on 256 ILO clocks.	-	3.20	-	19.60	ms
t _{XRESINI} [54]	"Key window" time after an XRES event, based on 8 ILO clocks	-	98	_	615	μS

Note
54. Valid from 5 to 50 °C. See the spec, CY8C20X66, CY8C20X46, CY8C20X36, CY7C643XX, CY7C604XX, CY8CTST2XX, CY8CTMG2XX, CY8C20X67, CY8C20X47, CY8C20X37, Programming Spec for more details.




AC I²C Specifications

Table 29 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 29. AC Characteristics of the I²C SDA and SCL Pins

Symbol	Description		ndard ode	Fast Mode		Units
			Max	Min	Max	
f _{SCL}	SCL clock frequency	0	100	0	400	kHz
t _{HD;STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated		_	0.6	-	μs
t_{LOW}	LOW period of the SCL clock		_	1.3	-	μs
t _{HIGH}	HIGH Period of the SCL clock	4.0	-	0.6	_	μs
t _{SU;STA}	Setup time for a repeated START condition	4.7	-	0.6	_	μs
t _{HD;DAT} [55]	Data hold time	20	3.45	20	0.90	μs
t _{SU;DAT}	Data setup time	250	-	100 ^[56]	_	ns
t _{SU;STO}	Setup time for STOP condition		-	0.6	_	μs
t _{BUF}	Bus free time between a STOP and START condition		_	1.3	_	μs
t _{SP}	Pulse width of spikes are suppressed by the input filter	-	_	0	50	ns

Figure 11. Definition for Timing for Fast/Standard Mode on the I²C Bus



Notes

 ^{55.} Errata: To wake up from sleep using I2C hardware address match event, I2C interface needs 20 ns hold time on SDA line with respect to falling edge of SCL. For more information see item #5 in the "Errata" on page 37.
 56. A Fast-Mode I²C-bus device can be used in a standard mode I²C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.



Table 31. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{SCLK}	SCLK clock frequency	_	_	-	4	MHz
t _{LOW}	SCLK low time	_	42	-	_	ns
t _{HIGH}	SCLK high time	_	42	-	_	ns
t _{SETUP}	MOSI to SCLK setup time	_	30	-	_	ns
t _{HOLD}	SCLK to MOSI hold time	_	50	-	_	ns
t _{SS_MISO}	SS high to MISO valid	_	_	-	153	ns
t _{SCLK_MISO}	SCLK to MISO valid	_	_	_	125	ns
t _{SS_HIGH}	SS high time	_	50	_	_	ns
t _{SS_CLK}	Time from SS low to first SCLK	_	2/SCLK	-	_	ns
t _{CLK_SS}	Time from last SCLK to SS high	_	2/SCLK	_	_	ns

Figure 14. SPI Slave Mode 0 and 2





Figure 15. SPI Slave Mode 1 and 3








Figure 20. 48-Pin (6 \times 6 \times 0.6 mm) QFN

- 4. ALL DIMENSIONS ARE IN MILLIMETERS

Important Notes

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



Device Programmers

All device programmers are purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards
- MiniProg programming unit
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

CY3207ISSP In-System Serial Programmer (ISSP)

Note CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable

Third Party Tools

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under Documentation > Evaluation Boards.



Errata

This section describes the errata for the CY8C20xx7/S family. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

CY8C20xx7/S Qualification Status

Product Status: Production released.

CY8C20xx7/S Errata Summary

The following Errata items apply to the CY8C20xx7/S datasheet 001-69257.

1. DoubleTimer0 ISR

■Problem Definition

When programmable timer 0 is used in "one-shot" mode by setting bit 1 of register 0,80h (PT0_CFG), and the timer interrupt is used to wake the device from sleep, the interrupt service routine (ISR) may be executed twice.

■Parameters Affected

No datasheet parameters are affected.

■Trigger Condition(S)

Triggered by enabling one-shot mode in the timer, and using the timer to wake from sleep mode.

■Scope of Impact

The ISR may be executed twice.

■Workaround

In the ISR, firmware should clear the one-shot bit with a statement such as "and req[B0h], FDh"

■Fix Status

Will not be fixed

■Changes

None

2. Missed GPIO Interrupt

■Problem Definition

When in sleep mode, if a GPIO interrupt happens simultaneously with a Timer0 or Sleep Timer interrupt, the GPIO interrupt may be missed, and the corresponding GPIO ISR not run.

■Parameters Affected

No datasheet parameters are affected.

■Trigger Condition(S)

Triggered by enabling sleep mode, then having GPIO interrupt occur simultaneously with a Timer 0 or Sleep Timer interrupt.

■Scope of Impact

The GPIO interrupt service routine will not be run.

■Workaround

The system should be architected such that a missed GPIO interrupt may be detected. For example, if a GPIO is used to wake the system to perform some function, the system should detect if the function is not performed, and re-issue the GPIO interrupt. Alternatively, if a GPIO interrupt is required to wake the system, then firmware should disable the Sleep Timer and Timer0. Alternatively, the ISR's for Sleep Timer and Timer0 should manually check the state of the GPIO to determine if the host system has attempted to generate a GPIO interrupt.

■Fix Status

Will not be fixed

■Changes

None



5. Wake-up from Sleep with Hardware I2C Address match on Pins P1[0], P1[1]

■Problem Definition

I2C interface needs 20 ns hold time on SDA line with respect to falling edge of SCL, to wake-up from sleep using I2C hardware address match event.

■Parameters Affected

 $t_{HD:DAT}$ increased to 20 ns from 0 ns

■Trigger Condition(S)

This is an issue only when all these three conditions are met:


- 1) P1.0 and P1.1 are used as I2C pins,
- 2) Wakeup from sleep with hardware address match feature is enabled, and
- 3) I2C master does not provide 20 ns hold time on SDA with respect to falling edge of SCL.

■Scope of Impact

These trigger conditions cause the device to never wake-up from sleep based on I2C address match event.

■Workaround

For a design that meets all of the trigger conditions, the following suggested circuit has to be implemented as a work-around. The R and C values proposed are 100 ohm and 200 pF respectively.



■Fix Status

Will not be fixed

■Changes

None



Document History Page

Sensors	Title: CY8C	·	V CapSense [®]	Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximit
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	3276782	DST	06/27/2011	New silicon and document
*A	3327230	DST	07/28/2011	Changed 48-pin dimensions to 6 × 6 × 0.6 mm QFN Updated pins name in Table 3 on page 9 and removed USB column and updated dimensions for 48-pin parts in Table 35 on page 33 Updated Figure 20 on page 29 Removed ICE and Debugger sections. Removed CY3215 Development Kit and CY3280-20x66 UCC sections. Updated Ordering Information.
*B	3403111	YVA	10/12/2011	Moved status from Advance to Preliminary. Updated Ordering Information Removed the row named "48-Pin (6 × 6 mm) QFN (OCD)". Changed all 48-pin ordering code column from CY8C20XXX-24LTxx to CY8C20XXX-24LQxx. Updated 16-pin SOIC and 16-pin QFN package drawings.
*C	3473317	DST	12/23/2011	Updated Features. Updated Pinouts (Removed PSoC in captions of Figure 2, Figure 3, Figure 4 Figure 6, and Figure 7). Updated DC Chip-Level Specifications under Electrical Specifications (Updated typical value of I _{DD24} parameter from 3.32 mA to 2.88 mA, updated typical value of I _{DD12} parameter from 1.86 mA to 1.71 mA, updated typical value of I _{DD6} parameter from 1.13 mA to 1.16 mA, updated maximum value of I _{SE} parameter from 0.50 μA to 1.1 μA, added I _{SBI2C} parameter and its details). Updated DC GPIO Specifications under Electrical Specifications (Added the parameters namely V _{ILLVT3.3} , V _{IHLVT3.3} , V _{IHLVT5.5} , V _{IHLVT5.5} and their details Table 10, added the parameters namely V _{ILLVT3.3} , V _{IHLVT2.5} , V _{IHLVT2.5} and their details Table 11). Added the following sections namely DC I2C Specifications, Shield Driver D Specifications, and DC IDAC Specifications under Electrical Specifications. Updated AC Chip-Level Specifications (Added the parameter namely t _{JIT_IM} and its details).
*D	3510277	YVA/DST	02/16/2012	Added CY8C20x37/37S/47/47S/67/67S part numbers and changed title to "1. V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders" Updated Features. Modified comparator blocks in Logic Block Diagram. Replaced SmartSense with SmartSense auto-tuning. Added CY8C20xx7S part numbers in Pin Definitions. Added footnote for Table 20. Updated Table 21 and Table 22 and added Table 23. Updated F _{32K1} min value. Updated data hold time min values. Updated CY8C206x7 part information in Table "Emulation and Programming Accessories". Updated Ordering Information.
*E	3539259	DST	03/01/2012	Changed Datasheet status from Preliminary to Final. Updated all Pinouts to include Driven Shield Output (optional) information. Updated Min value for V _{LPC} Table 15. Updated Offset and Input range in Table 16.



Document History Page (continued)

Document Title: CY8C20xx7/S, 1.8 V CapSense [®] Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximity Sensors Document Number: 001-69257							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*F	3645807	DST/BVI	07/03/2012	Updated F _{SCLK} parameter in the Table 31, "SPI Slave AC Specifications," on page 26 Changed t _{OUT_HIGH} to t _{OUT_H} in Table 30, "SPI Master AC Specifications," on page 25 Updated Features section, "Programmable pin configurations" bullet: ■ Included the following sub-bullet point - 5 mA source current on port 0 and 1 and 1 mA on port 2,3 and 4 ■ Changed the bullet point "High sink current of 25 mA for each GPIO" to "High sink current of 25 mA for each GPIO. Total 120 mA maximum sink current per chip" ■ Added "QuietZone™ Controller" bullet and updated "Low power CapSense® block with SmartSense™ auto-tuning" bullet.			
*G	3800055	DST	11/23/2012	Updated package diagrams 001-13937 to *D and 001-57280 to *C revisions. Changed document title. Part named changed from CY8C20xx7 to CY8C20xx7/S Table 20: Update to VIHI2C to match Item #6 in K2 Si Errata document (001-75370) Updated package diagrams: 51-85068 to *E 001-09116 to *G 001-13937 to *E 001-57280 to *E			
*H	3881332	SRLI	02/04/2013	Updated Features: Added Note "Please contact your nearest sales office for additional details." and referred the same note in "24 Sensing Inputs – 30-pin WLCSP".			
*	3993458	DST	05/07/2013	Updated Electrical Specifications (Updated DC GPIO Specifications (Updated heading of third column as "Port 0/1 per I/O (max)" for Table 13)). Updated Packaging Information: spec 001-09116 – Changed revision from *G to *H (Figure 17). Added Errata.			
*J	4081796	DST	07/31/2013	Added Errata footnotes (Note 40, 41, 42, 43, 44). Updated already existing footnotes (Note 50, 51, 55) as Errata footnotes. Updated Electrical Specifications: Updated DC Chip-Level Specifications: Added Note 40, 41, 42, 43 and referred the same notes in I _{SB0} , I _{SB1} , I _{SB12C} parameters. Updated DC GPIO Specifications: Added Note 44 and referred the same note in description of V _{ILLVT3.3} parameter in Table 10. Updated DC I2C Specifications: Updated Note 50, 51 referred in Table 20. Updated AC I2C Specifications: Updated Note 55 referred in Table 29. Updated to new template.			



Document History Page (continued)

Document Title: CY8C20xx7/S, 1.8 V CapSense [®] Controller with SmartSense [™] Auto-tuning 31 Buttons, 6 Sliders, Proximity Sensors Document Number: 001-69257							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*K	4248645	DST	01/16/2014	Updated Pinouts: Updated 32-pin QFN (25 Sensing Inputs)[25]: Updated Figure 6. Updated Packaging Information: spec 001-09116 – Changed revision from *H to *I.			
*[4404150	SLAN	06/10/2014	Updated Pinouts: Updated 16-pin SOIC (10 Sensing Inputs): Updated 16-pin SOIC (10 Sensing Inputs) 8 : Updated 16-pin QFN (10 Sensing Inputs) 8 : Updated 16-pin QFN (10 Sensing Inputs) 8 : Updated Table 2: Added Note 12 and referred the same note in description of XRES pin. Updated 24-pin QFN (16 Sensing Inputs)[14]: Updated Table 3: Added Note 18 and referred the same note in description of XRES pin. Updated 30-ball WLCSP (24 Sensing Inputs): Updated Table 4: Added Note 21 and referred the same note in description of XRES pin. Updated 32-pin QFN (25 Sensing Inputs)[25]: Updated Table 5: Added Note 29 and referred the same note in description of XRES pin. Updated 48-pin QFN (31 Sensing Inputs)[31]: Updated 48-pin QFN (31 Sensing Inputs)[31]: Updated Table 6: Added Note 35 and referred the same note in description of XRES pin. Updated Table 10: Updated Electrical Specifications: Updated Table 10: Updated Table 11: Updated Table 11: Updated Table 124: Removed minimum and maximum values of V _{IH} parameter. Updated Table 24: Removed minimum and maximum values of "ILO untrimmed frequency". Updated Packaging Information: spec 001-09116 – Changed revision from *I to *J. Completing Sunset Review.			
*M	4825924	SLAN	07/07/2015	Added the footnote "All VSS pins should be brought out to one common GND plane" in pinout tables (Table 1 through Table 6). Updated Packaging Information: spec 001-13937 – Changed revision from *E to *F. Updated to new template.			
*N	5068999	ARVI	12/31/2015	Updated hyperlink of "Technical Reference Manual" in all instances across the document. Updated PSoC® Functional Overview: Updated Additional System Resources: Updated description. Updated Development Tool Selection: Removed "Accessories (Emulation and Programming)". Removed "Build a PSoC Emulator into Your Board".			



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2011-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.