



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z2
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, Ethernet, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	-
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	3.3V, 5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP Exposed Pad
Supplier Device Package	100-eTQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc572l64e3bc6ay

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of contents

1	Introd	uction					
	1.1	Document overview					
	1.2	Description					
	1.3	Device feature summary					
	1.4	Block diagram					
	1.5	Features overview					
2	Packa	ae pinouts and signal descriptions					
	2.1	Package pinouts					
	22	Pin descriptions 14					
		2.2.1 Power supply and reference voltage pins					
		2.2.2 System pins					
		2.2.3 LVDS pins					
		2.2.4 Generic pins					
3	Electr	ical characteristics					
	3.1	Introduction					
	3.2	Parameter classification					
	3.3	Absolute maximum ratings 19					
	3.4	Electromagnetic Compatibility (EMC)					
	3.5	Electrostatic discharge (ESD)					
	3.6	Operating conditions					
	3.7	DC electrical specifications					
	3.8	I/O pad specification					
		3.8.1 I/O input DC characteristics					
		3.8.2 I/O output DC characteristics					
	3.9	I/O pad current specification					
	3.10	Reset pad (PORST, ESR0) electrical characteristics					
	3.11	Oscillator and PLL					
	3.12	ADC specifications					
		3.12.1 ADC input description					
		3.12.2 SAR ADC electrical specification					



Table 45.	DSPI CMOS Slave timing - Modified Transfer Format (MTFE = 0/1)	85
Table 46.	RMII serial management channel timing	87
Table 47.	RMII receive signal timing.	88
Table 48.	RMII transmit signal timing	89
Table 49.	UART frequency support	90
Table 50.	GPIO delay timing.	90
Table 51.	eTQFP80 – STMicroelectronics package mechanical data	93
Table 52.	eTQFP100 – STMicroelectronics package mechanical data	96
Table 53.	Thermal characteristics for eTQFP80	97
Table 54.	Thermal characteristics for eTQFP100	98
Table 55.	Document revision history 1	02



List of figures

Figure 1.	Block diagram	9
Figure 2.	Periphery allocation	. 10
Figure 3.	80-pin QFP configuration (top view)	. 13
Figure 4.	100-pin QFP configuration (top view)	. 14
Figure 5.	I/O input DC electrical characteristics definition	. 24
Figure 6.	Weak pull-up electrical characteristics definition	. 27
Figure 7.	I/O output DC electrical characteristics definition	. 28
Figure 8.	Start-up reset requirements	. 37
Figure 9.	Noise filtering on reset signal	. 38
Figure 10.	PLL integration	. 40
Figure 11.	Test circuit	. 43
Figure 12.	Input equivalent circuit (Fast SARn channels)	. 44
Figure 13.	Input equivalent circuit (SARB channels)	. 45
Figure 14.	LFAST and MSC/DSPI LVDS timing definition	. 58
Figure 15.	Power-down exit time	. 59
Figure 16.	Rise/fall time	. 59
Figure 17.	LVDS pad external load diagram	. 62
Figure 18.	Voltage regulator capacitance connection	. 63
Figure 19.	Voltage monitor threshold definition	. 65
Figure 20.	JTAG test clock input timing	. 71
Figure 21.	JTAG test access port timing	. 71
Figure 22.	JTAG JCOMP timing	. 72
Figure 23.	JTAG boundary scan timing	. 73
Figure 24.	Nexus event trigger and test clock timings	. 74
Figure 25.	Nexus TDI/TDIC, TMS/TMSC, TDO/TDOC timing	. 75
Figure 26.	DSPI CMOS master mode – classic timing, CPHA = 0	. 78
Figure 27.	DSPI CMOS master mode – classic timing, CPHA = 1	. 78
Figure 28.	DSPI PCS strobe (PCSS) timing (master mode)	. 79
Figure 29.	DSPI CMOS master mode – modified timing, CPHA = 0	. 82
Figure 30.	DSPI CMOS master mode – modified timing, CPHA = 1	. 82
Figure 31.	DSPI PCS strobe (PCSS) timing (master mode)	. 83
Figure 32.	DSPI LVDS and CMOS master timing – output only – modified transfer format MTFE = 7	1,
	CHPA = 1	. 85
Figure 33.	DSPI Slave Mode - Modified transfer format timing (MFTE = 0/1) — CPHA = 0	. 86
Figure 34.	DSPI Slave Mode - Modified transfer format timing (MFTE = 0/1) — CPHA = 1	. 87
Figure 35.	RMII serial management channel timing diagram.	. 88
Figure 36.	RMII receive signal timing diagram.	. 89
Figure 37.	RMII transmit signal timing diagram	. 89
Figure 38.	eTQFP80 – STMicroelectronics package mechanical drawing	. 92
Figure 39.	eTQFP100 – STMicroelectronics package mechanical drawing	. 95
Figure 40.	Product code structure	101





Figure 1. Block diagram









paperclip symbol on the left side of the PDF window, and click it. Double-click on the excel file to open it and select the I/O Signal Description Table tab.



				-				
Symbo		C	Paramotor	Conditions	Value		alue	Unit
Symbol		C	Falameter	conditions		Min Typ Max		Unit
I _{LKG}	CC	Ρ	Digital input leakage	4.5 V < V _{DD_HV} < 5.5 V 0.1*V _{DD_HV} < V _{IN} < 0.9*V _{DD_HV} TJ < 150 °C		_	1	μA
		С		4.5 V < V _{DD_HV} < 5.5 V V _{SS_HV} < V _{IN} < V _{DD_HV}	_	_	2	
I _{LKG_MED}	CC	С	Digital input leakage for MEDIUM pad	$4.5 V < V_{DD_HV} < 5.5 V$ $0.1*V_{DD_HV} < V_{IN} < 0.9*V_{DD_HV}$	_	_	500	nA
C _{IN}	СС	D	Digital input capacitance	GPIO input pins		—	10	pF
				Ethernet input pins	_	_	8	

Table 12. I/O input DC electrical cha	aracteristics (continued)
---------------------------------------	---------------------------

1. A good approximation for the variation of the minimum value with supply is given by formula $V_{IHAUT} = 0.69 \times V_{DD HV IO.}$

2. A good approximation for the variation of the maximum value with supply is given by formula V_{ILAUT} = 0.49 × V_{DD HV IO}.

Sum of V_{ILAUT} and V_{HYSAUT} is guaranteed to remain above 2.6 V in the 4.5 V < V_{DD_HV_IO} < 5.5 V. Production test done with 2.06 V limit at cold, T_J < 25 °C.

4. A good approximation of the variation of the minimum value with supply is given by formula $V_{HYSAUT} = 0.11 \times V_{DD_{-}HV_{-}IO_{-}}$

5. In a 1 ms period, assuming stable voltage and a temperature variation of ±30 °C, V_{IL}/V_{IH} shift is within ±50 mV. For SENT requirement refer to NOTE on *page 34*.

 Only for V_{DD_HV_IO_JTAG} and V_{DD_HV_IO_ETH} power segment. The TTL threshold are controlled by the VSIO bit. VSIO[VSIO_xx] = 0 in the range 3.0 V < V_{DD_HV_IO} < 4.0 V, VSIO[VSIO_xx] = 1 in the range 4.5 V < V_{DD_HV_IO} < 5.5 V.

7. For LFAST, microsecond bus and LVDS input characteristics, refer to dedicated communication module chapters.

8. Only for $V_{DD_HV_IO_JTAG}$ and $V_{DD_HV_IO_ETH}$ power segment.

Table 13 provides weak pull figures. Both pull-up and pull-down current specifications are provided.

Symb		<u> </u>	Baramatar	Conditions	Value		Unit	
Synt		0	Falailletei	Conditions	Min	Min Typ Max		om
I _{WPU}	CC	Т	Weak pull-up current absolute value ⁽¹⁾	$V_{IN} = 0 V$ $V_{DD_POR}^{(2)} < V_{DD_HV_IO}$ $< 3.0 V^{(3)(4)}$	10.6 * V _{DD_HV} – 10.6	—	_	μA
	CC	Т		V _{IN} > V _{IL} = 1.1 V (TTL) 4.5 V < V _{DD_HV_IO} < 5.5 V	_		130	
	CC	Ρ		V _{IN} = 0.69* V _{DD_HV_IO} 4.5 V < V _{DD_HV_IO} < 5.5 V	23		65	
	СС	Т		V _{IN} = 0.49* V _{DD_HV_IO} 4.5 V < V _{DD_HV_IO} < 5.5 V	_		82	
R _{WPU}	CC	D	Weak pull-up resistance	0.49* V _{DD_HVIO} < V _{IN} < 0.69* V _{DD_HV_IO} 4.5 V < V _{DD_HV_IO} < 5.5 V	34	_	62	kΩ

Table 13. I/O pull-up/pull-down DC electrical characteristics



In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

In order to ensure device functionality, the sum of the dynamic and static currents of the I/O on a single segment should remain below the I_{DYNSEG} maximum value.

Pad mapping on each segment can be optimized using the pad usage information provided in the I/O Signal Description table. The sum of all pad usage ratios within a segment should remain below 100%.

Note: In order to maintain the required input thresholds for the SENT interface, the sum of all I/O pad output percent IR drop as defined in the I/O Signal Description table, must be below 50 %. See the I/O Signal Description attachment.

Note: The SPC572Lx I/O Signal Description and Input Multiplexing Tables are contained in a Microsoft Excel[®] workbook file attached to this document. Locate the paperclip symbol on the left side of the PDF window, and click it. Double-click on the Excel file to open it and select the I/O Signal Description Table tab.

C. mah		C Parameter Conditions		Value		11:0:4		
Symu		C	Parameter	Conditions	Min	Тур	Max	Unit
I _{RMS_SEG}	SR	D	Sum of all the DC I/O current	V _{DD} = 5.0 V ± 10%	—		80	mA
			within a supply segment	V _{DD} = 3.3 V ± 10%	—	_	80	
I _{RMS_W}	СС	D	RMS I/O current for WEAK configuration	C _L = 25 pF, 2 MHz V _{DD} = 5.0 V ± 10%	-	—	1.1	mA
				C _L = 50 pF, 1 MHz V _{DD} = 5.0 V ± 10%	-	—	1.1	
				C _L = 25 pF, 2 MHz V _{DD} = 3.3 V ± 10%	—	—	0.6	
				C _L = 50 pF, 1 MHz V _{DD} = 3.3 V ± 10%	—	—	0.6	
I _{RMS_M}	СС	D	RMS I/O current for MEDIUM configuration	C _L = 25 pF, 12 MHz V _{DD} = 5.0 V ± 10%	—	—	4.7	mA
		C _L = 50 pF, 6 MHz V _{DD} = 5.0 V ± 10%	—	—	4.8			
				C _L = 25 pF, 12 MHz V _{DD} = 3.3 V ± 10%	—	_	2.6	
				C _L = 50 pF, 6 MHz V _{DD} = 3.3 V ± 10%	—	—	2.7	

Table 18. I/O consumption⁽¹⁾







Figure 9. Noise filtering on reset signal

Table 19. Reset electrical characteristics

Svi	Symbol Paramotor Conditio		Parameter Conditions		Parameter Conditions Value					Unit
J			Falameter	Conditions	Min	Тур	Мах	om		
V _{IH}	SR	Ρ	Input high level TTL (Schmitt trigger)	_	2.0	_	V _{DD_HV_IO} +0.4	V		
V _{IL}	SR	Ρ	Input low level TTL (Schmitt trigger)	—	-0.4	_	0.8	V		
V _{HYS}	СС	С	Input hysteresis TTL (Schmitt trigger)	_	275		—	mV		
V _{DD_POR}	СС	С	Minimum supply for strong pull-down activation	—	_	_	1.2	V		







Table 23. Internal RC oscillator electrical specifications

Symbol		6	Darameter	Conditions	Value			Unit
Symb	01	C	Falameter	Conditions	Min	Тур	Max	Unit
f _{Target}	CC	D	IRC target frequency	—	_	16	—	MHz
$\delta f_{var_{noT}}$	СС	Ρ	IRC frequency variation without temperature compensation	—	-8	—	+8	%
δf_{var_T}	СС	Т	IRC frequency variation with temperature compensation	T _J < 150 °C	-1.5	—	+1.5	%
δf_{var_SW}		Т	IRC frequency accuracy after software trimming accuracy ⁽¹⁾	Trimming temperature	–1	—	+1	%
t _{start_noT}	СС	Т	Startup time to reach within f_{var_noT}	Factory trimming already applied	_	—	5	μs
t _{start_T}	СС	D	Startup time to reach within f _{var_T}	Factory trimming already applied	_	—	120	μs

1. The typical user trim step size of δf_{TRIM} = 0.35 %

3.12 ADC specifications

3.12.1 ADC input description

Figure 12 shows the input equivalent circuit for fast SARn channels.





Figure 12. Input equivalent circuit (Fast SARn channels)

Figure 13 shows the input equivalent circuit for SARB channels.



0 mm h al	Symbol		C Parameter Conditions		Va	lue	
Symbol		C	Parameter	Conditions	Min	Max	Unit
V _{ALTREF}	SR	Ρ	ADC alternate	V _{ALTREF} < V _{DD_HV_IO_MAIN}	4.5	5.5	V
		С	reference voltage	V _{ALTREF} < V _{DD_HV_ADV}	2.0	4.0	
		С			4.0	5.9	
V _{IN}	SR	D	ADC input signal	0 < V _{IN} < V _{DD_HV_IO_MAIN}	V _{SS_HV_ADR}	V _{DD_HV_ADR}	V
f _{ADCK}	SR	Ρ	Clock frequency	Т _Ј < 150 °С	7.5	14.6	MHz
t _{ADCPRECH}	SR	Т	ADC precharge time	Fast SAR—fast precharge	135	—	ns
				Fast SAR—full precharge	270	—	
				Slow SAR (SARADC_B) ⁽²⁾ — fast precharge	270	—	
				Slow SAR (SARADC_B) ⁽²⁾ — full precharge	540	—	
ΔV _{PRECH}	SR	D	ADC precharge voltage	Full precharge V _{PRECH} = V _{DD_HV_ADR} /2 T _J < 150 °C	-0.25	0.25	V
		D		Fast precharge V _{PRECH} = V _{DD_HV_ADR} /2 T _J < 150 °C	-0.5	0.5	V
ΔV _{INTREF}	СС	Ρ	Internal reference voltage precision	Applies to all internal reference points (V _{SS_HV_ADR} , 1/3 * V _{DD_HV_ADR} , 2/3 * V _{DD_HV_ADR} , V _{DD_HV_ADR})	-0.20	0.20	V
t _{ADCSAMPLE}	SR	Р	ADC sample time ⁽³⁾	Fast SAR – 12-bit configuration	0.750	—	μs
		D		Fast SAR – 10-bit configuration	0.555	—	
		Ρ		Slow SAR (SARADC_B) ⁽²⁾ – 12-bit configuration	1.500	—	
		D		Slow SAR (SARADC_B) ⁽²⁾ – 10-bit configuration	0.833	_]
t _{ADCEVAL}	SR	Ρ	ADC evaluation time	12-bit configuration (25 clock cycles)	1.712	_	μs
		D		10-bit configuration (21 clock cycles)	1.458	—	

Table 25. SARn ADC electrical specification⁽¹⁾



0			Demonster	Conditions	Value						
Symbol		C	Parameter	Conditions	Min	Min Max					
Δ_{TUE12}	CC	D	TUE degradation due to $V_{DD_HV_ADR}$ offset with respect to $V_{DD_HV_ADV}$	V _{IN} < V _{DD_HV_ADV} V _{DD_HV_ADR} − V _{DD_HV_ADV} ∈ [0:25 mV]	0	0	LSB (12b)				
		D		V _{IN} < V _{DD_HV_ADV} V _{DD_HV_ADR} − V _{DD_HV_ADV} ∈ [25:50 mV]	-2	2					
		D		V _{IN} < V _{DD_HV_ADV} V _{DD_HV_ADR} − V _{DD_HV_ADV} ∈ [50:75 mV]	-4	4					
		D		$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV}$ $\in [75:100 mV]$	-6	6					
		D		$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} = [0:25 \text{ mV}]$	-2.5	2.5					
		D		V _{DD_HV_ADV} < V _{IN} < V _{DD_HV_ADR} V _{DD_HV_ADR} − V _{DD_HV_ADV} ∈ [25:50 mV]	-4	4					
						D		V _{DD_HV_ADV} < V _{IN} < V _{DD_HV_ADR} V _{DD_HV_ADR} − V _{DD_HV_ADV} € [50:75 mV]	-7	7	
		D		$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} < V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 mV]$	-12	12					
DNL	СС	Р	Differential non-linearity	V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR} > 4 V	-1	2	LSB (12b)				

Table 25. SARn ADC electrical specification⁽¹⁾ (continued)

1. Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

 Characteristics corresponding to SARB channels apply only for slow SAR channels i.e., all SARB channels except AN16, AN17, and AN24.

- 3. Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Please refer to *Figure 12* and *Figure 13* for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.
- I_{ADCREFH} and I_{ADCREFL} are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.
- 5. Current parameter values are for a single ADC.
- 6. Total consumption is given by the sum for all ADCs (associated to the reference pin) of their dynamic consumption and their static consumption.
- Typical consumption is 2 μA.
- 8. Typical consumption is 4 μ A.



12. The LXRXOP[0] bit in the LFAST LVDS Control Register (LCR) must be set to one to ensure proper LFAST receive timing.

13. Total internal capacitance including receiver and termination, co-bonded GPIO pads, and package contributions.

Symbo	.1	6	Parameter	Conditions	Value			Unit	
Symbo	1	0	Farameter			Тур	Мах		
f _{DATA}	SR	D	Data rate	—	—	—	320	Mbps	
V _{OS}	CC	Р	Common mode voltage	_	1.08	—	1.32	V	
lvodl	СС	Ρ	Differential output voltage swing (terminated) ⁽³⁾⁽⁴⁾	_	110	171	285	mV	
t _{TR}	CC	Т	Rise/Fall time (absolute value of the differential output voltage swing) ^{(3),(4)}	_	0.26	—	1.5	ns	
CL	SR	D	External lumped differential load	$V_{DD_HV_IO} = 4.5 V$	_	_	9.0	pF	
				$V_{DD_HV_IO}$ = 3.0 V		_	8.5]	
I _{LVDS_TX}	CC	Т	Transmitter DC current consumption	Enabled	_	_	3.2	mA	

Table 29. LFAST transmitter electrical characteristics⁽¹⁾⁽²⁾

1. The LFAST pad electrical characteristics are based on worst case internal capacitance values shown in Figure 17.

2. All LFAST LVDS pad electrical characteristics are valid from –40 $^\circ\text{C}$ to 150 $^\circ\text{C}.$

 Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 17.

4. Valid for maximum external load C_L .

Symbol	1	<u> </u>	Doromotor	Conditiono	Value			Unit
Symbol		J	Parameter	Conditions	Min	Тур	Мах	Onn
	Data Rate							
f _{DATA}	SR	D	Data rate	—	—	—	80	Mbps
V _{OS}	CC	Р	Common mode voltage	—	1.08	_	1.32	V
lvodl	СС	Ρ	Differential output voltage swing (terminated) ⁽³⁾⁽⁴⁾	—	150	214	400	mV
t _{TR}	СС	Т	Rise/Fall time (absolute value of the differential output voltage swing) ^{(3),(4)}	—	0.8		4.0	ns
CL	SR	D	External lumped differential load	$V_{DD_HV_IO}$ = 4.5 V	_		41	pF
				$V_{DD_{HV_{IO}}} = 3.0 V$	_	_	39	
I _{LVDS_TX}	CC	Т	Transmitter DC current consumption	Enabled	_	_	4.0	mA

Table 30. MSC/DSPI LVDS transmitter electrical characteristics ⁽¹⁾⁽²⁾

1. The MSC and DSPI LVDS pad electrical characteristics are based on the application circuit and typical worst case internal capacitance values given in *Figure 17*.

2. All MSC and DSPI LVDS pad electrical characteristics are valid from –40 $^\circ\text{C}$ to 150 $^\circ\text{C}.$

 Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 17.

4. Valid for maximum external load C_L.



Symbol		C	Parameter Conditions		Unit			
Symbol		C	Falameter	Conditions	Min	Тур	Мах	onne
t _{VDASSERT}	CC	D	Voltage detector threshold crossing assertion	_	0.1	—	2	μs
t _{vdrelease}	СС	D	Voltage detector threshold crossing de-assertion	_	5	_	20	μs

 Table 32. Voltage monitor electrical characteristics⁽¹⁾ (continued)

1. For V_{DD_LV} levels, a maximum of 30 mV IR drop is incurred from the pin to all sinks on the die. For other LVD, the IR drop is estimated by the multiplying the supply current by 0.5 Ω .

2. The threshold for all PORs and LVDs are defined when the output transits to 1, i.e., when the sense goes above the reference.

3. Across process, temperature and voltage range.

3.15.4 Power up/down sequencing

The following table shows the constraints and relationships for the different power supplies.

Table 33. Device supply relation during power-up/power-down sequence

			Supply 2 ⁽¹⁾				
		V _{DD_LV}	V _{DD_HV_IO}	V _{DD_HV_ADV}	$V_{DD_HV_ADR}$	ALTREF ⁽²⁾	
	V _{DD_LV}						
ply 1 ⁽¹⁾	V _{DD_HV_IO}						
	V _{DD_HV_ADV}						
Sup	V _{DD_HV_ADR}			5 mA			
	ALTREF		10 mA ⁽³⁾	10 mA ⁽³⁾			

1. Grey cells: Supply 1 (row) can exceed Supply 2 (column), granted that external circuitry ensures current flowing from supply1 is less than absolute maximum rating current value provided.

 ALTREF are the alternate references for the ADC that can be used in place of the default reference (V_{DD_HV_ADR_*}). It is the SARB.ALTREF.

3. ADC performance is not guaranteed with ALTREFn above $V_{DD \ HV \ IO}/V_{DD \ HV \ ADV}$.

During power-up, all functional terminals are maintained into a known state as described in the following table.

Table 34. Functional terminals state during power-up and reset

TERMINAL ⁽¹⁾	POWER-UP ⁽²⁾ pad state	RESET pad state	Default pad state ⁽³⁾	Comments
PORST	Strong pull- down ⁽⁴⁾	Weak pull-down	Weak pull-down	Power-on reset pad
ESR0 ⁽⁵⁾	Strong pull-down	Strong pull-down	Weak pull-up	Functional reset pad



ш	0		•	Ohanastanistia	Cond	dition	Value ⁽²⁾)	11
#	Symb	01	C	Characteristic	Pad drive ⁽³⁾	Load (C _L)	Min	Max	Unit
5	t _{PCSC}	CC	D	PCSx to PCSS	PCS and PCSS	S drive strength			
				time ^(o)	Strong	25 pF	12.0	_	ns
6	t _{PASC}	CC	D	PCSS to PCSx	PCS and PCSS drive strength				•
				time ^(o)	Strong	25 pF	12.0	_	ns
					time				
7	7 t _{SUI} CC D		D	SIN setup time to	SCK drive strer	ngth			
				срна = 0 ⁽⁹⁾	Very strong	25 pF	$25 - (P^{(10)} \times t_{SYS}^{(5)})$	_	ns
					Strong	50 pF	$31 - (P^{(10)} \times t_{SYS}^{(5)})$	—	
					Medium	50 pF	$52 - (P^{(10)} \times t_{SYS}^{(5)})$	_	
				SIN setup time to	SCK drive strength				
				SCK CPHA = 1 ⁽⁹⁾	Very strong	25 pF	25.0	_	ns
					Strong	50 pF	31.0	_	
					Medium	50 pF	52.0		
		r			SIN hold t	ime			
8	t _{HI}	СС	D	SIN hold time from	SCK drive strer	ngth			
				$CPHA = 0^9$	Very strong	0 pF	$1 + (P^{(9)} \times t_{SYS}^{(4)})$	—	ns
					Strong	0 pF	$(P^{(9)} \times t_{SYS}^{(4)})$	_	
					Medium	0 pF	$(P^{(9)} \times t_{SYS}^{(4)})$	—	
				SIN hold time from	SCK drive strer	ngth			
				SCK CPHA = 1 ⁹	Very strong	0 pF	-1.0	_	ns
					Strong	0 pF	-1.0	_	
					Medium	0 pF	-1.0		
				SOUT	data valid time (after SCK edge)			

Table 42. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or $1^{(1)}$ (continued)



57

- 3. All timing values for output signals in this table are measured to 50% of the output voltage.
- 4. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 5. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This timing value is due to pad delays and signal propagation delays.
- t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 7. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

Figure 32. DSPI LVDS and CMOS master timing – output only – modified transfer format MTFE = 1, CHPA = 1



3.17.2.2 Slave Mode timing

Table 45. DSPI CMOS Slave timing - Modified Transfer Format (MTFE = 0/1)⁽¹⁾

#	# Symb	hol	6	Characteristic	Condition		Min	Мах	Unit
#	Synn	001	U	Characteristic	Pad Drive	Load	WITT	IVIAX	Unit
1	t _{SCK}	CC	D	SCK Cycle Time ⁽²⁾	—	—	62	—	ns
2	t _{CSC}	SR	D	SS to SCK Delay ⁽²⁾	—		16		ns
3	t _{ASC}	SR	D	SCK to SS Delay ⁽²⁾	—	_	16		ns
4	t _{SDC}	СС	D	SCK Duty Cycle ⁽²⁾	—	—	30		ns
5	t _A	CC	D	Slave Access Time ^{(2),(3),(4)}	Very Strong	25 pF	_	50	ns
				(SS active to SOUT driven)	Strong	50 pF		50	ns
					Medium	50 pF		60	ns
6	t _{DIS}	СС	D	Slave SOUT Disable	Very Strong	25 pF	5	22	ns
				$I_{\text{IMe}}^{(2),(3),(4)}$	Strong	50 pF	5	28	ns
				or invalid)	Medium	50 pF	5	54	ns
9	t _{SUI}	CC	D	Data Setup Time for Inputs ⁽²⁾	_		10	_	ns
10	t _{HI}	СС	D	Data Hold Time for Inputs ⁽²⁾	—	—	10	—	ns



#	# Symbol	Symbol C	Symbol	Characteristic	Condition		Min	Max	Unit
#	Sym	001		Characteristic	Pad Drive	Load	WITT	IVIAX	Unit
11	t _{SUO}	CC	D	SOUT Valid Time ^{(2),(3),(4)}	Very Strong	25 pF	—	30	ns
		(after SCK edge)	(after SCK edge)	Strong	50 pF		30	ns	
					Medium	50 pF		55	ns
12	t _{HO}	CC	D	SOUT Hold Time ^{(2),(3),(4)}	Very Strong	25 pF	2.5	—	ns
	(after S	(after SCK edge)	Strong	50 pF	2.5	—	ns		
					Medium	50 pF	2.5	_	ns

Table 45. DSPI CMOS Slave timing - Modified Transfer Format (MTFE = 0/1)⁽¹⁾ (continued)

1. DSPI slave operation is only supported for a single master and single slave on the device. Timing is valid for that case only.

2. Input timing assumes an input slew rate of 1 ns (10% - 90%) and uses TTL / Automotive voltage thresholds.

3. All timing values for output signals in this table, are measured to 50% of the output voltage.

4. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

Figure 33. DSPI Slave Mode - Modified transfer format timing (MFTE = 0/1) — CPHA = 0





Date	Revision	Changes
Date 18-May-2015	Revision 3 (cont.)	ChangesTable 21 (External oscillator electrical specifications):Updated the minimum and maximum values of f_{XTAL} .Updated V _{IHEXT} , V _{ILEXT} , gm, and I _{XTAL} .Added V _{HYS} .Table 22 (Selectable load capacitance):Updated the table.Table 23 (Internal RC oscillator electrical specifications):Removed I _{AVDD5} , and I _{DVDD12 rows} .Updated parameter column of δf_{var_SW} .Table 24 (ADC pin specification):Removed I _{LK_IN} symbol.Added V _{REF_BG_T} , VREF_BG_TC, and V _{REF_BG_LR} symbols.Updated or colspan="2">Update onditions column of I _{BG symbol} .Added V _{REF_BG_T} , VREF_BG_TC, and V _{REF_BG_LR} symbols.Updated conditions column of I _{BG symbol} .Removed the table footnote "Leakage current is a"Added SI _{ADR} Updated conditions, minimum, and maximum columns of V _{ALTREF} .Updated conditions, minimum, and maximum columns of V _{ALTREF} .Updated parameter, conditions, and maximum columns of V _{ALTREF} .Updated the maximum value of "1" with "+8" in I _{ADCREFH} symbol (power down mode).Replaced the maximum value of "1" with "+8" in I _{ADCREFH} symbol (power down mode).Replaced the maximum value of "3" with "48" in I _{ADCREFH} .Updated is conditions and maximum columns.Updated is conditions and maximum columns.Updated information and maximum
		Replaced the unit values of "dB" with "dBc" in SFDR symbol. Added CMRR symbol and replaced the minimum value of "20" with "54". Added R _{Caaf} and F _{rolloff} symbols. Updated the maximum values of I _{ADV_D} and Σ I _{ADR_D} . Removed Σ I _{ADR_D} . Replaced maximum value of "2* δ _{GROUP} " with " δ _{GROUP} " for t _{LATENCY} .
		Added I _{ADCS/D_REFH.} Updated the minimum, typical and maximum values of Z _{IN} . <i>Table 27 (Temperature sensor electrical characteristics)</i> : Added rows: • <i>temperature monitoring range</i> • <i>temperature sensitivity (Termo</i>)
		temperature accuracy (T _{ACC})



Date	Revision	Changes
		Section 3.17.5, GPIO delay timing: Added this section.
		Replaced "four" with "three" in the table footnotes in <i>Table 51 (eTQFP80 – STMicroelectronics package mechanical data)</i> and <i>Table 52 (eTQFP100 – STMicroelectronics package mechanical data)</i> .
18-May-2015	3 (cont.)	Table 51 (eTQFP80 – STMicroelectronics package mechanical data):Second note removed from E2 parameter and added to E3 parameter.
		Table 53 (Thermal characteristics for eTQFP80):Updated the table and its values.
		Table 54 (Thermal characteristics for eTQFP100):Updated the table and its values.
		Table 60 (Order codes (ST)) Updated the table.
Date		Following are the changes in this version of the Datasheet:
		Replaced eLQFP100 with eTQFP100 throughout the document.
		Removed all requirement tagging from the document.
		Replaced RPNS: SPC5/2L04F2B, SPC5/2L04E3B With SPC5/2LX.
		Replaced bullet point "On chin voltage," with "Single 5\/ +/ 10%, " on the cover page
		Table 1 (Device summary):
		– Undated the table
		Table 2 (SPC572Lx device feature summarv):
		- Updated the notes of "External power supplies"
		Section 3.4: Electromagnetic Compatibility (EMC):
		– Updated the section.
		Table 9 (Device operating conditions):
		 Updated the values of parameter V_{DD LV.}
15- Jun-2017	4	– Updated notes in the table.
	•	Removed section: "Temperature profile."
		Table 26 (SDn ADC electrical specification):
		 Updated the values for R_{BIAS} parameter.
		- Added parameters Z_{DIFF} , Z_{CM} , and ΔV_{INTCM} .
		Table 31 (Voltage regulator electrical characteristics):
		- Added parameter C _{DECFLA}
		Section 4.3: eTOEP100 case drawing:
		 Updated the Figure 39: eTQFP100 – STMicroelectronics package mechanical drawing.
		– Updated the Table 52 (eTQFP100 – STMicroelectronics package mechanical data).
		Section 5: Ordering information:
		 Removed table: Order codes (ST).
		Added Figure 40: Product code structure.

Table 55.	Document	revision	historv	(continued))
14010 001	Boounon	101101011		(ooninaoa)	,

