

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	e200z2
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, Ethernet, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	-
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	3.3V, 5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP Exposed Pad
Supplier Device Package	80-eTQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc572l64f2bc6ar

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	3.12.3	S/D ADC electrical specification
3.13	Tempe	rature sensor
3.14	LVDS F	Fast Asynchronous Serial Transmission (LFAST) pad electrical         teristics       57
	3.14.1	LFAST interface timing diagrams58
	3.14.2	LFAST and MSC/DSPI LVDS interface electrical characteristics 59
3.15	Power	management: PMC, POR/LVD, sequencing
	3.15.1	Power management integration63
	3.15.2	Main voltage regulator electrical characteristics
	3.15.3	Device voltage monitoring65
	3.15.4	Power up/down sequencing
3.16	Flash n	nemory electrical characteristics 67
3.17	AC spe	cifications
	3.17.1	Debug and calibration interface timing
	3.17.2	DSPI timing with CMOS and LVDS pads
	3.17.3	FEC timing
	3.17.4	UART timing
	3.17.5	GPIO delay timing
Pack	age cha	aracteristics
4.1	ECOPA	ACK <sup>®</sup>
4.2	eTQFP	280 case drawing
4.3	eTQFP	950 case drawing
4.4	Therma	al characteristics
	4.4.1	General notes for specifications at maximum junction temperature 98
Orde	ring inf	ormation
Revis	sion his	tory



4

5

6

Feature	Description
SENT bus	4 channels
Ethernet	Yes
Zipwire (SIPI / LFAST) Interprocessor bus	High speed (4-phase only)
System timers	4 PIT channels 1 AUTOSAR <sup>®</sup> (STM) 64-bit PIT
GTM timer	16 input channels, 56 output channels
GTM RAM	18.53 KB
Interrupt controller	1024 sources
ADC (SAR)	3
ADC (SD)	1
Temperature sensor	Yes
PLL	Single PLL with no FM
Internal linear voltage regulator	1.2 V
External power supplies	5 V <sup>(1)</sup> 3.3 V <sup>(2)</sup>
Low-power modes	Stop mode Slow mode
Packages	eTQFP80 eTQFP100

#### Table 2. SPC572Lx device feature summary (continued)

1. The device can be powered up at 5 V only.

2. Optional: can be used for special I/O segments

# 1.4 Block diagram

*Figure 1* and *Figure 2* show the top-level block diagrams.









Symbol		6	Paramotor	Conditions		Value		
Symbol			Farameter	Conditions	Min	Тур	Max	Unit
V <sub>IN</sub>	SR	С	I/O input voltage range	_	0	—	5.5	V
			I	njection current				
I <sub>IC</sub>	SR	Т	DC injection current (per pin) <sup>(13),(14),(15)</sup>	Digital pins and analog pins	-3.0	—	3.0	mA
IMAXSEG	SR	D	Maximum current per power segment <sup>(16)</sup>	_	-80	—	80	mA

Table 9. Device operating conditions<sup>(1)</sup> (continued)

1. The ranges in this table are design targets and actual data may vary in the given range.

- 2. Maximum operating frequency is applicable to the core and platform for the device. See the Clocking chapter in the SPC572Lx Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.
- 3. Core voltage as measured on device pin to guarantee published silicon performance.
- 4. During power ramp, voltage measured on silicon might be lower. Maximum performance is not guaranteed, but correct silicon operation is guaranteed. Refer to the Power Management and Reset Generation Module chapters in the SPC572Lx Microcontroller Reference Manual for further information.
- 5. The V<sub>DD HV PMC</sub> supply providing power to the internal regulator is shorted with the V<sub>DD HV IO</sub> supply within package.
- 6. LVD400 can be disabled by SW (always enabled after power-up).
- 7. Maximum voltage is not permitted for entire product life. See Absolute maximum rating.
- 8. When internal LVD/HVDs are disabled, external monitoring is required to guarantee correct device operation.
- Reduced output/input capabilities below 4.2 V. See performance operating values in I/O pad electrical characteristics. Not all functionality are guaranteed below 4.2 V. Please check specific supply constraints by module in *Table 9 (Device* operating conditions).
- 10.  $V_{DD\ HV\ IO\ JTAG}$  supply is shorted with  $V_{DD\ HV\ OSC}$  supply within package.
- 11. Flash read, program, and erase operations are supported for a minimum  $V_{DD_{-}HV_{-}FLA}$  value of 3.0 V.
- 12. This voltage can be measured on the pin but is not supplied by an external regulator. The Power Management Controller generates PORs based on this voltage.
- 13. Full device lifetime without performance degradation
- 14. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See the Absolute maximum ratings table for maximum input current for reliability requirements.
- 15. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pin is above the supply rail, current is injected through the clamp diode to the supply rail. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- Sum of all controller pins (including both digital and analog) must not exceed 150 mA. A V<sub>DD\_HV\_IO</sub> power segment is defined as one or more GPIO pins located between two V<sub>DD\_HV\_IO</sub> supply pins.

## **3.7 DC electrical specifications**

The following table describes the DC electrical specifications.

Symbol		<u> </u>	Deremeter	Conditions(1)		Value <sup>(2)</sup>		Unit
Symbo	JI	C	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>OH_W</sub>	СС	Р	PMOS output impedance weak configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OH</sub> < 0.5 mA	520	800	1040	Ω
R <sub>OL_W</sub>	СС	Р	NMOS output impedance weak configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OL</sub> < 0.5 mA	520	800	1040	Ω
f <sub>MAX_W</sub>	CC	Т	Output frequency	C <sub>L</sub> = 25 pF <sup>(3)</sup>		_	2	MHz
			weak configuration	C <sub>L</sub> = 50 pF <sup>(3)</sup>	—	—	1	
		D		C <sub>L</sub> = 200 pF <sup>(3)</sup>	—	—	0.25	
t <sub>TR_W</sub>	СС	Т	Transition time output pin weak configuration <sup>(4)</sup>	C <sub>L</sub> = 25 pF, 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	40	_	120	ns
				C <sub>L</sub> = 50 pF, 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	80	-	240	
		D		C <sub>L</sub> = 200 pF, 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	320	-	820	
				C <sub>L</sub> = 25 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	50	_	150	
				C <sub>L</sub> = 50 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	100	—	300	
				C <sub>L</sub> = 200 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	350	—	1050	
t <sub>skew_w</sub>	СС	Т	Difference between rise and fall time	—		_	25	%
I <sub>DCMAX_W</sub>	CC	D	Maximum DC current	—	_	—	4	mA
T <sub>PHL/PLH</sub>	СС	D	Propagation delay	C <sub>L</sub> = 25 pF, 4.5 V < V <sub>DD_HV_IO</sub> < 5.9 V	—	-	120	ns
				C <sub>L</sub> = 25 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V	_	—	150	
				C <sub>L</sub> = 50 pF, 4.5 V < V <sub>DD_HV_IO</sub> < 5.9 V	_	-	240	
				$C_{L}$ = 50 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	_	-	300	

Table 14. WEAK	configuration	output buffer	electrical	characteristics
	oomigaration	output sunor	01000110001	0114140101101100

 All VDD\_HV\_IO conditions for 4.5V to 5.5V are valid for VSIO[VSIO\_xx] = 1, and all specifications for 3.0V to 3.6V are valid for VSIO[VSIO\_xx] = 0

2. All values need to be confirmed during device validation.

3.  $C_L$  is the sum of external capacitance. Device and package capacitances ( $C_{IN}$ , defined in *Table 12*) are to be added to calculate total signal capacitance ( $C_{TOT} = C_L + C_{IN}$ ).

4. Transition time maximum value is approximated by the following formula: 0 pF <  $C_L$  < 50 pFt<sub>TR\_W</sub>(ns) = 22 ns +  $C_L$ (pF) × 4.4 ns/pF

50 pF < C<sub>L</sub> < 200 pFt<sub>TR\_W</sub>(ns) = 50 ns + C<sub>L</sub>(pF)  $\times$  3.85 ns/pF

5. Only for  $V_{DD_HV_IO_JTAG}$  segment when VSIO[VSIO\_IJ] = 0 or  $V_{DD_HV_IO_ETH}$  segment when VSIO[VSIO\_IF] = 0.

Table 15 shows the MEDIUM configuration output buffer electrical characteristics.



- 4. Transition time maximum value is approximated by the following formula: 0 pF < C<sub>L</sub> < 50 pFt<sub>TR\_M</sub>(ns) = 5.6 ns + C<sub>L</sub>(pF) × 1.11 ns/pF 50 pF < C<sub>L</sub> < 200 pFt<sub>TR\_M</sub>(ns) = 13 ns + C<sub>L</sub>(pF) × 0.96 ns/pF
- 5. Only for  $V_{DD_HV_IO_JTAG}$  segment when VSIO[VSIO\_IJ] = 0 or  $V_{DD_HV_IO_ETH}$  segment when VSIO[VSIO\_IF] = 0

Table 16 shows the STRONG configuration output buffer electrical characteristics.

Table 16. STRONG configuration	output buffer electrical	characteristics

Sumbo	.1	~	Doromotor	Conditions <sup>(1)</sup>	Value <sup>(2)</sup>		Unit	
Symbo	Л	J	Parameter	Conditions.	Min	Тур	Max	Unit
R <sub>OH_S</sub>	CC	Ρ	PMOS output impedance STRONG configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OH</sub> < 8 mA	30	50	65	Ω
R <sub>OL_S</sub>	СС	Ρ	NMOS output impedance STRONG configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OL</sub> < 8 mA	30	50	65	Ω
f <sub>MAX_S</sub>	СС	Т	Output frequency	C <sub>L</sub> = 25 pF <sup>(3)</sup>		—	40	MHz
			STRONG configuration	C <sub>L</sub> = 50 pF <sup>(3)</sup>	_	—	20	
				C <sub>L</sub> = 200 pF <sup>(3)</sup>	_	—	5	
t <sub>TR_S</sub>	СС	Т	Transition time output pin STRONG configuration <sup>(4)</sup>	C <sub>L</sub> = 25 pF 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	2.5		10	ns
				C <sub>L</sub> = 50 pF 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	3.5	—	16	
				C <sub>L</sub> = 200 pF 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	13	—	50	
				$C_L = 25 \text{ pF},$ 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	4	_	15	
				$C_{L}$ = 50 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	6	—	27	
				C <sub>L</sub> = 200 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	20	—	83	
I <sub>DCMAX_S</sub>	CC	D	Maximum DC current	—	—	_	10	mA
t <sub>skew_s</sub>	CC	Т	Difference between rise and fall time	_	_	—	25	%



Symbo		c	Paramotor	or Conditions <sup>(1)</sup> Value <sup>(2)</sup>	Parameter Conditions <sup>(1)</sup> Value <sup>(2</sup>	Value <sup>(2)</sup>		Conditions <sup>(1)</sup>		Unit
Symbo	,	)	Falameter	Conditions	Min	Тур	Max	Onit		
T <sub>PHL/PLH</sub>	СС	D	Propagation delay	C <sub>L</sub> = 25 pF, 4.5 V < V <sub>DD_HV_IO</sub> < 5.9 V	_	_	12	ns		
				C <sub>L</sub> = 25 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V	_	_	18			
				C <sub>L</sub> = 50 pF, 4.5 V < V <sub>DD_HV_IO</sub> < 5.9 V	_	-	20			
				$C_{L}$ = 50 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	—	—	36			

Table 16. STRONG configuration output buffer electrical characteristics (continued)

All V<sub>DD\_HV\_IO</sub> conditions for 4.5 V to 5.5 V are valid for VSIO[VSIO\_xx] = 1, and all specifications for 3.0 V to 3.6 V are valid for VSIO[VSIO\_xx] = 0

2. All values need to be confirmed during device validation.

3.  $C_L$  is the sum of external capacitance. Device and package capacitances ( $C_{IN}$ , defined in *Table 12*) are to be added to calculate total signal capacitance ( $C_{TOT} = C_L + C_{IN}$ ).

4. Transition time maximum value is approximated by the following formula:  $t_{TR_S}(ns) = 4.5 \text{ ns} + C_L(pF) \times 0.23 \text{ ns/pF}$ .

5. Only for V<sub>DD\_HV\_IO\_JTAG</sub> segment when VSIO[VSIO\_IJ] = 0 or V<sub>DD\_HV\_IO\_ETH</sub> segment when VSIO[VSIO\_IF] = 0

Table 17 shows the VERY STRONG configuration output buffer electrical characteristics.

Symbo		<b>c</b>	Baramatar	Conditions <sup>(1)</sup>		Value <sup>(2)</sup>		Unit
Symbo	J	C	Falameter	Conditions	Min	Тур	Max	Unit
R <sub>OH_V</sub>	CC	Ρ	PMOS output impedance VERY STRONG configuration	V <sub>DD_HV_IO</sub> = 5.0 V ± 10%, VSIŌ[VSIO_xx] = 1, I <sub>OH</sub> = 8 mA	20	40	60	Ω
		С		$V_{\text{DD} \ \text{HV} \ \text{IO}} = 3.3 \text{ V} \pm 10\%,$ VSIO[VSIO_xx] = 0, I <sub>OH</sub> = 7 mA <sup>(3)</sup>	30	50	75	
R <sub>OL_V</sub>	СС	Ρ	NMOS output impedance VERY STRONG configuration	V <sub>DD_HV_IO</sub> = 5.0 V ± 10%, VSIO[VSIO_xx] = 1, I <sub>OL</sub> = 8 mA	20	40	60	Ω
		С		$V_{DD \ HV \ IO} = 3.3 V \pm 10\%,$ VSIO[VSIO xx] = 0, I <sub>OL</sub> = 7 mA <sup>(3)</sup>	30	50	75	
f <sub>MAX_V</sub>	CC	Т	Output frequency VERY STRONG	$V_{DD_HV_IO} = 5.0 V \pm 10\%,$ $C_L = 25 \text{ pF}^{(4)}$	—	_	50	MHz
			configuration	VSIO[VSIO_xx] = 1, $C_L = 15 \text{ pF}^{(3),(4)}$	_	_	50	

### Table 17. VERY STRONG configuration output buffer electrical characteristics



Symbol		6	Poromotor	Conditions	Value			Unit
Symb		0	Falameter	Conditions	Min	Тур	Max	Unit
I <sub>DYN_S</sub>	СС	D	Dynamic I/O current for STRONG configuration	C <sub>L</sub> = 25 pF, V <sub>DD</sub> = 5.0 V ± 10%	—	_	50	mA
				C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 5.0 V ± 10%		-	55	
				C <sub>L</sub> = 25 pF, V <sub>DD</sub> = 3.3 V ± 10%		-	22	
				C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 3.3 V ± 10%		_	25	
I <sub>DYN_V</sub>	СС	D	Dynamic I/O current for VERY STRONG configuration	C <sub>L</sub> = 25 pF, V <sub>DD</sub> = 5.0 V ± 10%		_	60	mA
				C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 5.0 V ± 10%		_	64	
				C <sub>L</sub> = 25 pF, V <sub>DD</sub> = 3.3 V ± 10%		_	26	
				C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 3.3 V ± 10%	_	—	29	

Table 18. I/O consumption<sup>(1)</sup> (continued)

1. I/O current consumption specifications for the 4.5 V <=  $V_{DD_HV_IO}$  <= 5.5 V range are valid for VSIO\_[VSIO\_xx] = 1, and VSIO[VSIO\_xx] = 0 for 3.0 V <=  $V_{DD_HV_IO}$  <= 3.6 V.

2. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition. When possible (timed output) it is recommended to delay transition between pads by few cycles to reduce noise and consumption.

# 3.10 Reset pad (PORST, ESR0) electrical characteristics

The device implements a dedicated bidirectional reset pin (PORST).

Note:  $\overrightarrow{PORST}$  pin does not require active control. It is possible to implement an external pull-up to ensure correct reset exit sequence. Recommended value is 4.7 k $\Omega$ .



						Value		
Sy	mbol		Parameter	Conditions	Min	Тур	Max	Unit
I <sub>OL_R</sub>	CC	С	Strong pull-down current <sup>(1)</sup>	Device under power-on reset $V_{DD_HV_IO} = V_{DD_POR},$ $V_{OL} = 0.35 * V_{DD_HV_IO}$	0.2	_		mA
				_	_	_	_	_
				Device under power-on reset $3.0 V < V_{DD_HV_IO} < 5.5 V,$ $V_{OL} > 1.0 V$	12			mA
I <sub>WPU</sub>	CC	Ρ	Weak pull-up current absolute value	ESR0 pin V <sub>IN</sub> = 0.69 * V <sub>DD_HV_IO</sub>	23	—	_	μA
				ESR0 pin V <sub>IN</sub> = 0.49 * V <sub>DD_HV_IO</sub>		—	82	
I <sub>WPD</sub>	CC	Р	Weak pull-down current absolute value	PORST pin V <sub>IN</sub> = 0.69 * V <sub>DD_HV_IO</sub>	_	—	130	μA
				PORST pin V <sub>IN</sub> = 0.49 * V <sub>DD_HV_IO</sub>	40	—	_	
W <sub>FRST</sub>	SR	Ρ	PORST and ESR0 input filtered pulse	—		—	500	ns
W <sub>NFRST</sub>	SR	Ρ	PORST and ESR0 input not filtered pulse	_	2000	—	—	ns
W <sub>FNMI</sub>	SR	Ρ	ESR1 input filtered pulse	—		—	15	ns
W <sub>NFNMI</sub>	SR	Р	ESR1 input not filtered pulse	_	400	_		ns

Table 19.	<b>Reset electrical</b>	characteristics	(continued)
-----------	-------------------------	-----------------	-------------

I<sub>OL, R</sub> applies to both PORST and ESR0: Strong pull-down is active on PHASE0 for PORST. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for ESR0.

PORST must be connected to an external power-on supply circuitry. Minimum requested circuitry is external pull-up to ensure device can exit reset.

*Note:* No restrictions exist on reset signal slew rate apart from absolute maximum rating compliance.

# 3.11 Oscillator and PLL

Single phase-locked loop (PLL) module with the reference PLL (PLL0) generating the system and auxiliary clocks from the main oscillator driver.



- 1. PLL0IN clock retrieved directly from either Internal RC Oscillator (IRCOSC) or External Oscillator (XOSC) clock. Input characteristics are granted when using XOSC.
- f<sub>PLL0IN</sub> frequency must be scaled down using PLLDIG\_PLL0DV[PREDIV] to ensure PFD input signal is in the range of 8 MHz-20 MHz.
- V<sub>DD\_LV</sub> noise due to application in the range V<sub>DD\_LV</sub> = 1.25 V ± 5% with frequency below PLL bandwidth (40 kHz) is filtered.

Symbol		~	Deveneeter	Cond	141	Valu	е	Unit
Symbo	)	C	Parameter	Cona	itions	Min	Max	Unit
f <sub>XTAL</sub>	СС	D	Crystal frequency range <sup>(1)</sup>	-	_	4	8	MHz
				-	_	> 8	20	
				-	_	> 20	40	
t <sub>cst</sub>	СС	Т	Crystal start-up time <sup>(2)(3)</sup>	_	_		5	ms
t <sub>rec</sub>	СС	Т	Crystal recovery time <sup>(4)</sup>	-	_	_	0.5	ms
V <sub>IHEXT</sub>	СС	D	EXTAL input high voltage (External Reference)	V <sub>REF</sub> = 0.28 * V <sub>DD_HV_IO_JTAG</sub>		V <sub>REF</sub> + 0.6	—	V
V <sub>ILEXT</sub>	СС	D	EXTAL input low voltage <sup>(5)</sup>	V <sub>REF</sub> = 0.28 * V <sub>DD_HV_IO_JTAG</sub>			V <sub>REF</sub> - 0.6	V
C <sub>S_EXTAL</sub>	СС	Т	Total on-chip stray capacitance on EXTAL pin	_		_	2.5 + value from <i>Table 22</i>	pF
C <sub>S_XTAL</sub>	СС	Т	Total on-chip stray capacitance on XTAL pin	-	_	_	2.5 + value from <i>Table 22</i>	pF
9 <sub>m</sub>	СС	D	Oscillator Transconductance	$T_J = -40 \ ^{\circ}C$ to	f <sub>XTAL</sub> ≤ <sub>8 MHz</sub>	2.6	11.0	mA/V
		D		150 °C 4 5 V <	f <sub>XTAL</sub> ≤ <sub>20 MHz</sub>	7.9	26.0	
		D		V <sub>DD_HV_IO</sub> < 5.5 V	f <sub>XTAL</sub> ≤ <sub>40 MHz</sub>	10.4	34.0	
I <sub>XTAL</sub>	СС	D	XTAL current <sup>(6)</sup>	T <sub>J</sub> = 1	50 °C	—	14	mA
V <sub>HYS</sub>	СС	D	Comparator Hysteresis	T <sub>J</sub> = 1	50 °C	0.1	1.0	V

Table 21. External oscillator electrical specifications

1. The range is selectable by DCF record.

2. This value is determined by the crystal manufacturer and board design.

3. Proper PC board layout procedures must be followed to achieve specifications.

4. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.

5. Applies to an external clock input and not to crystal mode.

 I<sub>XTAL</sub> is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. Test circuit is shown in Figure 11.



Symbol		~	Devenueter	Conditions	Value		Unit
Symbol		C	Parameter	Conditions	Min	Max	Unit
I <sub>LK_INREF</sub>	CC	С	Input leakage current, two ADC channels input with weak pull-up and weak pull-down and alternate reference	T <sub>J</sub> < 40 °C, no current injection on adjacent pin		160	nA
		С		T <sub>J</sub> < 150 °C, no current injection on adjacent pin	_	400	
I <sub>LK_INOUT</sub>	СС	С	Input leakage current, two ADC channels input, GPIO output buffer with weak pull-up and weak pull-down	T <sub>J</sub> < 40 °C, no current injection on adjacent pin	_	140	nA
		С		T <sub>J</sub> < 150 °C, no current injection on adjacent pin	_	380	
I <sub>INJ</sub>	СС	Т	Injection current on analog input preserving functionality	Applies to any analog pins	-3	3	mA
C <sub>HV_ADC</sub>	SR	D	V <sub>DD_HV_ADV</sub> external capacitance <sup>(2)</sup>		1	2.2	μF
C <sub>P1</sub>	CC	D	Pad capacitance	—	0	10	pF
C <sub>P2</sub>	CC	D	Internal routing capacitance	SARn channels	0	0.5	pF
		D		SARB channels <sup>(3)</sup>	0	1	
C <sub>P3</sub>	СС	D	Internal routing capacitance	Only for SARB channels	0	1	pF
C <sub>S</sub>	CC	D	SAR ADC sampling capacitance	—	6	8.5	pF
R <sub>SWn</sub>	CC	D	Analog switches resistance	SARn channels	0	1.1	kΩ
		D		SARB channels <sup>(4)</sup>	0	1.7	
R <sub>AD</sub>	CC	D	ADC input analog switches resistance	_	0	0.6	kΩ
R <sub>CMSW</sub>	CC	D	Common mode switch resistance	—	0	2.6	kΩ
R <sub>CMRL</sub>	CC	D	Common mode resistive ladder	_	0	3.5	kΩ
R <sub>SAFEPD</sub> <sup>(4)</sup>	CC	D	Discharge resistance for AN7 channels (strong pull-down for safety)	_	0	300	W
Σl <sub>ADR</sub>	CC	C+ P	Sum of ADC and S/D reference consumption	ADC enabled	—	40	μA

Table 24. ADC pin specification<sup>(1)</sup> (continued)

1. All specifications in this table valid for the full input voltage range for the analog inputs.

2. For noise filtering, add a high frequency bypass capacitance of 0.1  $\mu F$  between  $V_{DD\_HV\_ADV}$  and  $V_{SS\_HV\_ADV}$ .

3. Characteristics corresponding to fast SARn channels also apply to SARB fast channels (AN16, AN17 and AN24).

4. Safety pull-down is available for port pin PE[14]. It enables discharge of up to 100 nF from 5 V every 300 ms.

### 3.12.2 SAR ADC electrical specification

The SARn ADCs are 12-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.



Symbol		•	Parameter Conditions		Va	lue	Unit
Symbol		C	Parameter	Conditions	Min	Max	Unit
V <sub>ALTREF</sub>	SR	Ρ	ADC alternate	V <sub>ALTREF</sub> < V <sub>DD_HV_IO_MAIN</sub>	4.5	5.5	V
		С	reference voltage	V <sub>ALTREF</sub> < V <sub>DD_HV_ADV</sub>	2.0	4.0	
		С			4.0	5.9	
V <sub>IN</sub>	SR	D	ADC input signal	0 < V <sub>IN</sub> < V <sub>DD_HV_IO_MAIN</sub>	V <sub>SS_HV_ADR</sub>	V <sub>DD_HV_ADR</sub>	V
f <sub>ADCK</sub>	SR	Ρ	Clock frequency	Т <sub>Ј</sub> < 150 °С	7.5	14.6	MHz
t <sub>ADCPRECH</sub>	SR	Т	ADC precharge time	Fast SAR—fast precharge	135	—	ns
				Fast SAR—full precharge	270	—	
				Slow SAR (SARADC_B) <sup>(2)</sup> — fast precharge	270	—	
				Slow SAR (SARADC_B) <sup>(2)</sup> — full precharge	540	—	
ΔV <sub>PRECH</sub>	SR	D	ADC precharge voltage	Full precharge V <sub>PRECH</sub> = V <sub>DD_HV_ADR</sub> /2 T <sub>J</sub> < 150 °C	-0.25	0.25	V
		D		Fast precharge V <sub>PRECH</sub> = V <sub>DD_HV_ADR</sub> /2 T <sub>J</sub> < 150 °C	-0.5	0.5	V
ΔV <sub>INTREF</sub>	СС	Ρ	Internal reference voltage precision	Applies to all internal reference points (V <sub>SS_HV_ADR</sub> , 1/3 * V <sub>DD_HV_ADR</sub> , 2/3 * V <sub>DD_HV_ADR</sub> , V <sub>DD_HV_ADR</sub> )	-0.20	0.20	V
t <sub>ADCSAMPLE</sub>	SR	Ρ	ADC sample time <sup>(3)</sup>	Fast SAR – 12-bit configuration	0.750	—	μs
		D		Fast SAR – 10-bit configuration	0.555	—	
		Ρ		Slow SAR (SARADC_B) <sup>(2)</sup> – 12-bit configuration	1.500	—	
		D		Slow SAR (SARADC_B) <sup>(2)</sup> – 10-bit configuration	0.833	_	]
t <sub>ADCEVAL</sub>	SR	Ρ	ADC evaluation time	12-bit configuration (25 clock cycles)	1.712	_	μs
		D		10-bit configuration (21 clock cycles)	1.458	—	

Table 25. SARn ADC electrical specification<sup>(1)</sup>



- 9. Extra bias current is present only when BIAS is selected. Apply only once for all ADCs.
- 10. Extended bench validation performed on 3 samples for each process corner.
- 11. This parameter is guaranteed by bench validation with a small sample of typical devices, and tested in production to ± 6 LSB.

## 3.12.3 S/D ADC electrical specification

The SDn ADCs are Sigma Delta 16-bit analog-to-digital converters with 333 Ksps maximum output rate.

Symbol		<b>^</b>	Parameter Conditions			e	Unit	
Symbol		C	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>IN</sub>	SR	Ρ	ADC input signal	ADC input signal —		—	V <sub>DD_HV_ADR_</sub> D	V
V <sub>IN_PK2PK</sub> <sup>(2)</sup>	SR	D	Input range peak to Single ended $V_{DD_HV_ADR}$ /GAIN peak $V_{INM} = V_{SS_HV_ADR}$		<sub>R</sub> /GAIN	V		
		D	$V_{\text{INP}} = V_{\text{INP}}^{(3)}$	Single ended V <sub>INM</sub> = 0.5*V <sub>DD_HV_ADR</sub> GAIN = 1	$\pm 0.5^{*}V_{DD_{HV}ADR}$			
		D		Single ended V <sub>INM</sub> = 0.5*V <sub>DD_HV_ADR</sub> GAIN = 2,4,8,16	±V <sub>DD_HV_ADR</sub> /GAIN			
		D		Differential, 0 < V <sub>IN</sub> < V <sub>DD_HV_IO_MAIN</sub>	:	±V <sub>DD_HV_</sub> AI	<sub>DR</sub> /GAIN	
f <sub>ADCD_M</sub>	SR	Ρ	S/D modulator Input Clock	ut —		14.4	16	MHz
f <sub>IN</sub>	SR	D	Input signal frequency	SNR = 80 dB f <sub>ADCD_S</sub> = 150 kHz	0.01	—	50 <sup>(5)</sup>	kHz
		D		SNR = 74 dB f <sub>ADCD_S</sub> = 333 kHz	0.01	—	111 <sup>(5)</sup>	
f <sub>ADCD_S</sub>	SR	D	Output conversion rate	_	—	_	333	ksps
—	СС	D	Oversampling ratio	Internal modulator	24	—	256	_
				External modulator			256	_
RESOLUTION	СС	D	S/D register resolution <sup>(6)</sup>	2's complement notation 16			bit	
GAIN	SR	D	ADC gain	Defined via ADC_SD[PGA] 1 register. Only integer powers of 2 are valid gain values.			16	

 Table 26. SDn ADC electrical specification<sup>(1)</sup>



Symbol		<b>c</b>	Parameter Conditions			Value	9	Unit
		C		Conditions	Min	Тур	Max	Unit
δ <sub>GAIN</sub>	CC	С	Absolute value of the ADC gain	Before calibration (applies to gain setting = 1)		—	1.5	%
		D		After calibration, ΔV <sub>DD_HV_ADR</sub> < 5% ΔV <sub>DD_HV_ADV</sub> < 10% ΔT <sub>J</sub> < 50 °C	_	—	5	mV
				After calibration, ΔV <sub>DD_HV_ADR</sub> < 5% ΔV <sub>DD_HV_ADV</sub> < 10% ΔT <sub>J</sub> < 100 °C	_	_	7.5	
			After calibration, ΔV <sub>DD_HV_ADR</sub> < 5% ΔV <sub>DD_HV_ADV</sub> < 10% ΔT <sub>J</sub> < 150 °C		—	10		
V <sub>OFFSET</sub>	CC	Ρ	Input Referred Offset Error <sup>(7),(8),(9)</sup>	Before calibration (applies to all gain settings – 1, 2, 4, 8, 16)		10* (1+1/gain)	20	mV
		D		After calibration, ΔV <sub>DD_HV_ADR</sub> < 10% ΔT <sub>J</sub> < 50 °C		—	5	
				After calibration, ΔV <sub>DD_HV_ADV</sub> < 10% ΔT <sub>J</sub> < 100 °C			7.5	
				After calibration, ΔV <sub>DD_HV_ADV</sub> < 10% ΔT <sub>J</sub> < 150 °C	0.5		10	

 Table 26. SDn ADC electrical specification<sup>(1)</sup> (continued)



Symbol		0	Parameter Conditions			Valu	e	Unit
Symbol		U	Parameter	Conditions	Min	Тур	Мах	Unit
t <sub>SETTLING</sub>	СС	D	Settling time after mux change	Analog inputs are muxed HPF = ON	—	—	2*δ <sub>GROUP</sub> + 3*f <sub>ADCD_</sub> s	—
				HPF = OFF	—	—	2*δ <sub>GROUP</sub> + 2*f <sub>ADCD_S</sub>	—
todrecovery	СС	D	Overdrive recovery time	After input comes within range from saturation HPF = ON		—	2*δ <sub>GROUP</sub> + f <sub>ADCD_S</sub>	
				HPF = OFF	_		2*δ <sub>GROUP</sub>	
C <sub>S_D</sub>	CC	D	S/D ADC sampling	GAIN = 1, 2, 4, 8	—		75*GAIN	fF
		D	capacitance after sampling switch <sup>(14)</sup>	GAIN = 16	—	—	600	fF
IBIAS	СС	D	Bias consumption	At least 1 ADCD enabled	—		3.5	mA
I <sub>ADV_D</sub>	СС	Ρ	V <sub>DD_HV_ADV</sub> power supply current (single S/D ADC)	S/D ADC Dynamic consumption	—	_	3.5	mA
I <sub>ADCS/D_REFH</sub>	СС	Т	S/D ADC Reference High Current	Dynamic consumption (Conversion)	_	—	3.5	μA
		Т		Static consumption (Power down)	—	—	+8	

Table 26. SDn ADC electrical specification<sup>(1)</sup> (continued)

 Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

- 2. For input voltage above the maximum and below the clamp voltage of the input pad, there is no latch-up concern, and the signal will only be 'clipped'.
- 3. V<sub>INP</sub> is the input voltage applied to the positive terminal of the SDADC.
- 4. V<sub>INM</sub> is the input voltage applied to the negative terminal of the SDADC.
- 5. Maximum input of 166.67 kHz supported with reduced accuracy. See SNR specifications.
- 6. When using a GAIN setting of 16, the conversion result will always have a value of zero in the least significant bit. This gives an effective resolution of 15 bits.
- 7. Offset and gain error due to temperature drift can occur in either direction (+/-) for each of the SDADCs on the device.
- 8. Calibration of gain is possible when gain = 1. Offset Calibration should be done with respect to 0.5\*V<sub>DD\_HV\_ADR</sub> for *differential mode* and *single ended mode with negative input=0.5\*V<sub>DD\_HV\_ADR</sub>*. Offset Calibration should be done with respect to 0 for "single ended mode with negative input=0". Both offset and Gain Calibration is guaranteed for ±5% variation of V<sub>DD\_HV\_ADR</sub>, ±10% variation of V<sub>DD\_HV\_ADV</sub>, and ± 50 °C temperature variation.
- 9. Conversion offset error must be divided by the applied gain factor (1, 2, 4, 8, or 16) to obtain the actual input referred offset error.
- 10. This parameter is guaranteed by bench validation with a small sample of typical devices, and tested in production to a value of 6 dB less.
- 11. Impedance given at  $f_{ADCD_M} = 16$  MHz. Impedance is inversely proportional to frequency:  $Z_{DIFF}(f_{ADCD_M}) = 16$  MHz/ $f_{ADCD_M} * Z_{DIFF}$  $Z_{CM}(f_{ADCD_M}) = 16$  MHz/ $f_{ADCD_M} * Z_{CM}$
- 12. SNR values guaranteed only if external noise on the ADC input pin is attenuated by the required SNR value in the frequency range of f<sub>ADCD M</sub> f<sub>ADCD S</sub> to f<sub>ADCD M</sub> + f<sub>ADCD S</sub>, where f<sub>ADCD M</sub> is the input sampling frequency, and f<sub>ADCD S</sub> is the output sample frequency. A proper external input filter should be used to remove any interfering signals in this frequency range.
- 13. The  $\pm 1\%$  passband ripple specification is equivalent to 20 \* log<sub>10</sub> (0.99) = 0.087 dB.



Symbol C I		Paramotor	tor Conditions	Value <sup>(2)</sup>			Unit	
Symbol		C	Falameter	Conditions	Min	Тур	Мах	Unit
t <sub>VDASSERT</sub>	CC	D	Voltage detector threshold crossing assertion	_	0.1	—	2	μs
t <sub>vdrelease</sub>	СС	D	Voltage detector threshold crossing de-assertion	_	5	_	20	μs

 Table 32. Voltage monitor electrical characteristics<sup>(1)</sup> (continued)

1. For V<sub>DD\_LV</sub> levels, a maximum of 30 mV IR drop is incurred from the pin to all sinks on the die. For other LVD, the IR drop is estimated by the multiplying the supply current by 0.5  $\Omega$ .

2. The threshold for all PORs and LVDs are defined when the output transits to 1, i.e., when the sense goes above the reference.

3. Across process, temperature and voltage range.

### 3.15.4 Power up/down sequencing

The following table shows the constraints and relationships for the different power supplies.

### Table 33. Device supply relation during power-up/power-down sequence

		Supply 2 <sup>(1)</sup>						
		V <sub>DD_LV</sub>	V <sub>DD_HV_IO</sub>	V <sub>DD_HV_ADV</sub>	$V_{DD_HV_ADR}$	ALTREF <sup>(2)</sup>		
	V <sub>DD_LV</sub>							
(1)	V <sub>DD_HV_IO</sub>							
ply 1	V <sub>DD_HV_ADV</sub>							
Sup	V <sub>DD_HV_ADR</sub>			5 mA				
	ALTREF		10 mA <sup>(3)</sup>	10 mA <sup>(3)</sup>				

1. Grey cells: Supply 1 (row) can exceed Supply 2 (column), granted that external circuitry ensures current flowing from supply1 is less than absolute maximum rating current value provided.

 ALTREF are the alternate references for the ADC that can be used in place of the default reference (V<sub>DD\_HV\_ADR\_\*</sub>). It is the SARB.ALTREF.

3. ADC performance is not guaranteed with ALTREFn above  $V_{DD \ HV \ IO}/V_{DD \ HV \ ADV}$ .

During power-up, all functional terminals are maintained into a known state as described in the following table.

#### Table 34. Functional terminals state during power-up and reset

TERMINAL <sup>(1)</sup>	POWER-UP <sup>(2)</sup> pad state	RESET pad state	Default pad state <sup>(3)</sup>	Comments
PORST	Strong pull- down <sup>(4)</sup>	Weak pull-down	Weak pull-down	Power-on reset pad
ESR0 <sup>(5)</sup>	Strong pull-down	Strong pull-down	Weak pull-up	Functional reset pad



TERMINAL <sup>(1)</sup>	POWER-UP <sup>(2)</sup> pad state	RESET pad state	Default pad state <sup>(3)</sup>	Comments			
ESR1	High impedance	Weak pull-down	Weak pull-down	—			
TEST_MODE	Weak pull-down	Weak pull-down <sup>(6)</sup>	Weak pull-down <sup>(6)</sup>	_			
GPIO	Weak pull-up <sup>(4)</sup>	Weak pull-up	Weak pull-up	—			
ANALOG	High impedance	High impedance	High impedance	—			
ERROR	High impedance	High impedance	High impedance	—			
TRST	High impedance	Weak pull-down	Weak pull-down	—			
ТСК	High impedance	Weak pull-down	Weak pull-down	—			
TMS	High impedance	Weak pull-up	Weak pull-up	—			
TDI	High impedance	Weak pull-up	Weak pull-up	—			
TDO	High impedance	High impedance	High impedance	_			

Table 34. Functional terminals state during power-up and reset (continued)

1. Refer to pinout information for terminal type.

2. POWER-UP state is guaranteed from  $V_{DD HV IO}$  > 1.1 V and maintained until supply crosses the power-on reset threshold:  $V_{PORUP_LV}$  for LV supply,  $V_{PORUP_HV}$  for high voltage supply.

3. Before software configuration.

4. Pull-down and pull-up strength are provided as part of Section 3.8.2, I/O output DC characteristics.

5. As opposed to ESR0, ESR1 is provided via normal GPIO and implements weak pull-up during power-up.

6. TESTMODE pull-down is implemented to prevent device to enter TESTMODE. It is recommended to connect TESTMODE pin to  $V_{SS_HV_IO}$  on the board.

## 3.16 Flash memory electrical characteristics

The flash array access time for reads is affected by the number of wait-states added to the minimum time, which is one cycle.

Wait states are set in the RWSC field of the Platform Flash Configuration Register 1 (PFCR1) to a value corresponding to the operating frequency of the flash memory controller and the actual read access time of the flash memory controller. Higher operating frequencies require non-zero settings for this field for proper flash operation.

Shown below are the maximum operating frequencies ( $f_{sys}$ ) for legal RWSC settings based on specified access times at 150 °C:

Flash operating frequency range (MHz)	RWSC
00 MHz < f <sub>sys</sub> < 20 MHz	0
20 MHz < f <sub>sys</sub> < 40 MHz	1
40 MHz < f <sub>sys</sub> < 60 MHz	2
60 MHz < f <sub>sys</sub> < 80 MHz	3

### Table 35. RWSC settings

Table 36 shows the estimated Program/Erase characteristics.





### 3.17.1.2 Nexus interface timing

Table 39. Nexus de	bua port timina <sup>(1)</sup>
--------------------	--------------------------------

#	Symb	Symbol		Characteristic	Value		Unit
#	Synno	01	C	Characteristic		Max	Unit
7	t <sub>EVTIPW</sub>	CC	D	EVTI pulse width	4	—	t <sub>CYC</sub> <sup>(2)</sup>
8	t <sub>EVTOPW</sub>	СС	D	EVTO pulse width	40	-	ns
9	t <sub>TCYC</sub>	СС	D	TCK cycle time	2 <sup>(3),(4)</sup>		$t_{CYC}^{(2)}$
9	t <sub>TCYC</sub>	CC	D	Absolute minimum TCK cycle time <sup>(5)</sup> (TDO/TDOC sampled on posedge of TCK)	40 <sup>(6)</sup>	_	ns
				Absolute minimum TCK cycle time <sup>(7)</sup> (TDO/TDOC sampled on negedge of TCK)	20 <sup>(6)</sup>		
11 <sup>(8)</sup>	t <sub>NTDIS</sub>	CC	D	TDI/TDIC data setup time	5	_	ns



Date	Revision	Changes
18-May-2015	3 (cont.)	Table 28 (LVDS pad startup and receiver electrical characteristics):         Replaced "C" with "T" in the characteristics column of $I_{LVDS_BIAS}$ and $I_{LVDS_RX}$ .         Table 29 (LFAST transmitter electrical characteristics), and Table 30 (MSC/DSPI LVDS transmitter electrical characteristics):         Replaced "C" with "T" in the characteristics column of $I_{LVDS_TX}$ .         Table 39 (Nexus debug port timing):         Replaced "P" with "D" in the characteristics column of $t_{EVTIPW}$ and $t_{EVTOPW}$ . <i>Figure 18</i> (Voltage regulator capacitance connection):         Updated the figure.         Table 31 (Voltage regulator capacitance connection):         Updated the figure.         Table 32 (Collage regulator capacitance connection):         Updated the conditions column of C <sub>DECBV and</sub> C <sub>DECHV</sub> .         Changed the classification of $I_{MREGINT}$ from "P" to "D".         Added "with full load" to note 0.         Added "with full load" to note 7.         Table 36 (Flash memory program and erase specifications (pending silicon characterization)):         For tpsus, replaced lifetime max value of "20" WITH "30".         For tpsus, replaced lifetime max value of "20" WITH "30".         Table 41 (DSPI channel frequency support):         Removed "Full duplex" from LVDS (Master mode).         Table 41 (DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1):         Updated the minimum values of t <sub>CSC</sub> .

### Table 55. Document revision history (continued)



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

DocID027866 Rev 5

