

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	e200z2
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, Ethernet, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	-
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	3.3V, 5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP Exposed Pad
Supplier Device Package	80-eTQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc572l64f2bc6ay

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of contents**

1	Introd	uction
	1.1	Document overview
	1.2	Description
	1.3	Device feature summary
	1.4	Block diagram
	1.5	Features overview
2	Packa	ae pinouts and signal descriptions
	2.1	Package pinouts
	22	Pin descriptions 14
		2.2.1 Power supply and reference voltage pins
		2.2.2 System pins
		2.2.3 LVDS pins
		2.2.4 Generic pins
3	Electr	ical characteristics
	3.1	Introduction
	3.2	Parameter classification
	3.3	Absolute maximum ratings 19
	3.4	Electromagnetic Compatibility (EMC)
	3.5	Electrostatic discharge (ESD)
	3.6	Operating conditions
	3.7	DC electrical specifications
	3.8	I/O pad specification
		3.8.1 I/O input DC characteristics
		3.8.2 I/O output DC characteristics
	3.9	I/O pad current specification
	3.10	Reset pad (PORST, ESR0) electrical characteristics
	3.11	Oscillator and PLL
	3.12	ADC specifications
		3.12.1 ADC input description
		3.12.2 SAR ADC electrical specification





Figure 1. Block diagram









- 1 Clock Calibration on CAN Unit (CCCU)
- Fast Ethernet Controller (FEC)
- Fast Asynchronous Serial Transmission (LFAST)
- Nexus Development Interface (NDI) per IEEE-ISTO 5001-2003 standard, with partial support for 2010 standard
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1 and IEEE 1149.7)
- On-chip voltage regulator controller manages the supply voltage down to 1.2 V for core logic
- Self-test capability



# 2 Package pinouts and signal descriptions

## 2.1 Package pinouts

The QFP package pinouts are shown in Figure 3 and Figure 4.







Symbol		6	Paramotor	Conditions		Value			
Symbol			Farameter	Conditions	Min	Тур	Max		
V <sub>IN</sub>	SR	С	I/O input voltage range	—	0	—	5.5	V	
			I	njection current					
I <sub>IC</sub>	SR	Т	DC injection current (per pin) <sup>(13),(14),(15)</sup>	Digital pins and analog pins	-3.0	—	3.0	mA	
IMAXSEG	SR	D	Maximum current per power segment <sup>(16)</sup>	_	-80	—	80	mA	

Table 9. Device operating conditions<sup>(1)</sup> (continued)

1. The ranges in this table are design targets and actual data may vary in the given range.

- 2. Maximum operating frequency is applicable to the core and platform for the device. See the Clocking chapter in the SPC572Lx Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.
- 3. Core voltage as measured on device pin to guarantee published silicon performance.
- 4. During power ramp, voltage measured on silicon might be lower. Maximum performance is not guaranteed, but correct silicon operation is guaranteed. Refer to the Power Management and Reset Generation Module chapters in the SPC572Lx Microcontroller Reference Manual for further information.
- 5. The V<sub>DD HV PMC</sub> supply providing power to the internal regulator is shorted with the V<sub>DD HV IO</sub> supply within package.
- 6. LVD400 can be disabled by SW (always enabled after power-up).
- 7. Maximum voltage is not permitted for entire product life. See Absolute maximum rating.
- 8. When internal LVD/HVDs are disabled, external monitoring is required to guarantee correct device operation.
- Reduced output/input capabilities below 4.2 V. See performance operating values in I/O pad electrical characteristics. Not all functionality are guaranteed below 4.2 V. Please check specific supply constraints by module in *Table 9 (Device* operating conditions).
- 10.  $V_{DD\ HV\ IO\ JTAG}$  supply is shorted with  $V_{DD\ HV\ OSC}$  supply within package.
- 11. Flash read, program, and erase operations are supported for a minimum  $V_{DD_{-}HV_{-}FLA}$  value of 3.0 V.
- 12. This voltage can be measured on the pin but is not supplied by an external regulator. The Power Management Controller generates PORs based on this voltage.
- 13. Full device lifetime without performance degradation
- 14. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See the Absolute maximum ratings table for maximum input current for reliability requirements.
- 15. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pin is above the supply rail, current is injected through the clamp diode to the supply rail. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- Sum of all controller pins (including both digital and analog) must not exceed 150 mA. A V<sub>DD\_HV\_IO</sub> power segment is defined as one or more GPIO pins located between two V<sub>DD\_HV\_IO</sub> supply pins.

## **3.7 DC electrical specifications**

The following table describes the DC electrical specifications.

Symbol		<b>^</b>	Devenueter	Conditions(1)		Value <sup>(2)</sup>		Unit
Symbo	DI	L	Parameter	Conditions	Min	Тур	Мах	Unit
R <sub>OH_M</sub>	СС	Ρ	PMOS output impedance MEDIUM configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OH</sub> < 2 mA	120	200	260	Ω
R <sub>OL_M</sub>	СС	Ρ	NMOS output impedance MEDIUM configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OL</sub> < 2 mA	120	200	260	Ω
f <sub>MAX_M</sub>	CC	Т	Output frequency	C <sub>L</sub> = 25 pF <sup>(3)</sup>	_	—	12	MHz
			MEDIUM configuration	C <sub>L</sub> = 50 pF <sup>(3)</sup>	_	_	6	
		D		C <sub>L</sub> = 200 pF <sup>(3)</sup>		—	1.5	
t <sub>TR_M</sub>	СС	Т	Transition time output pin MEDIUM configuration <sup>(4)</sup>	C <sub>L</sub> = 25 pF 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	10	-	30	ns
				C <sub>L</sub> = 50 pF 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	20	_	60	
		D		C <sub>L</sub> = 200 pF 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	60	_	200	
				C <sub>L</sub> = 25 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	12	_	42	
				C <sub>L</sub> = 50 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	24	_	86	
				C <sub>L</sub> = 200 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	70	_	300	
t <sub>skew_m</sub>	СС	Т	Difference between rise and fall time	—		—	25	%
I <sub>DCMAX_M</sub>	СС	D	Maximum DC current	—		_	4	mA
T <sub>PHL/PLH</sub>	СС	D	Propagation delay	C <sub>L</sub> = 25 pF, 4.5 V < V <sub>DD_HV_IO</sub> < 5.9 V	_	-	35	ns
				C <sub>L</sub> = 25 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V	_	-	42	
				C <sub>L</sub> = 50 pF, 4.5 V < V <sub>DD_HV_IO</sub> < 5.9 V		_	70	
				C <sub>L</sub> = 50 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	_		85	

Table 15. MEDIUM configuration output buffer electrical characteristics

All V<sub>DD\_HV\_IO</sub> conditions for 4.5 V to 5.5 V are valid for VSIO[VSIO\_xx] = 1, and all specifications for 3.0V to 3.6V are valid for VSIO[VSIO\_xx] = 0

2. All values need to be confirmed during device validation.

3.  $C_L$  is the sum of external capacitance. Device and package capacitances ( $C_{IN}$ , defined in *Table 12*) are to be added to calculate total signal capacitance ( $C_{TOT} = C_L + C_{IN}$ ).



Symbo		c	Paramotor	Conditions <sup>(1)</sup>		Unit		
Symbo	Symbol		Falameter	Conditions	Min		Min Typ Max	
T <sub>PHL/PLH</sub>	СС	D	Propagation delay	C <sub>L</sub> = 25 pF, 4.5 V < V <sub>DD_HV_IO</sub> < 5.9 V	_	_	12	ns
				C <sub>L</sub> = 25 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V	_	_	18	
				C <sub>L</sub> = 50 pF, 4.5 V < V <sub>DD_HV_IO</sub> < 5.9 V	_	-	20	
				$C_{L}$ = 50 pF, 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V <sup>(5)</sup>	—	—	36	

Table 16. STRONG configuration output buffer electrical characteristics (continued)

All V<sub>DD\_HV\_IO</sub> conditions for 4.5 V to 5.5 V are valid for VSIO[VSIO\_xx] = 1, and all specifications for 3.0 V to 3.6 V are valid for VSIO[VSIO\_xx] = 0

2. All values need to be confirmed during device validation.

3.  $C_L$  is the sum of external capacitance. Device and package capacitances ( $C_{IN}$ , defined in *Table 12*) are to be added to calculate total signal capacitance ( $C_{TOT} = C_L + C_{IN}$ ).

4. Transition time maximum value is approximated by the following formula:  $t_{TR_S}(ns) = 4.5 \text{ ns} + C_L(pF) \times 0.23 \text{ ns/pF}$ .

5. Only for V<sub>DD\_HV\_IO\_JTAG</sub> segment when VSIO[VSIO\_IJ] = 0 or V<sub>DD\_HV\_IO\_ETH</sub> segment when VSIO[VSIO\_IF] = 0

Table 17 shows the VERY STRONG configuration output buffer electrical characteristics.

Symbol		с	Parameter	Conditions <sup>(1)</sup>		Unit			
Symbo	J	C	Falameter	Conditions	Min	Тур	Max		
R <sub>OH_V</sub>	CC	Ρ	PMOS output impedance VERY STRONG configuration	V <sub>DD_HV_IO</sub> = 5.0 V ± 10%, VSIŌ[VSIO_xx] = 1, I <sub>OH</sub> = 8 mA	20	40	60	Ω	
		С		$V_{\text{DD} \ \text{HV} \ \text{IO}} = 3.3 \text{ V} \pm 10\%,$ VSIO[VSIO_xx] = 0, I <sub>OH</sub> = 7 mA <sup>(3)</sup>	30	50	75		
R <sub>OL_V</sub> CC		Ρ	NMOS output impedance VERY STRONG configuration	V <sub>DD_HV_IO</sub> = 5.0 V ± 10%, VSIO[VSIO_xx] = 1, I <sub>OL</sub> = 8 mA	20	40	60	Ω	
		С		$V_{DD \ HV \ IO} = 3.3 V \pm 10\%,$ VSIO[VSIO xx] = 0, I <sub>OL</sub> = 7 mA <sup>(3)</sup>	30	50	75		
f <sub>MAX_V</sub>	CC	Т	Output frequency VERY STRONG	$V_{DD_HV_IO} = 5.0 V \pm 10\%,$ $C_L = 25 \text{ pF}^{(4)}$	—	_	50	MHz	
			configuration	VSIO[VSIO_xx] = 1, $C_L = 15 \text{ pF}^{(3),(4)}$	_	_	50		

### Table 17. VERY STRONG configuration output buffer electrical characteristics



In order to ensure device reliability, the average current of the I/O on a single segment should remain below the  $I_{AVGSEG}$  maximum value.

In order to ensure device functionality, the sum of the dynamic and static currents of the I/O on a single segment should remain below the  $I_{\text{DYNSEG}}$  maximum value.

Pad mapping on each segment can be optimized using the pad usage information provided in the I/O Signal Description table. The sum of all pad usage ratios within a segment should remain below 100%.

Note: In order to maintain the required input thresholds for the SENT interface, the sum of all I/O pad output percent IR drop as defined in the I/O Signal Description table, must be below 50 %. See the I/O Signal Description attachment.

Note: The SPC572Lx I/O Signal Description and Input Multiplexing Tables are contained in a Microsoft Excel<sup>®</sup> workbook file attached to this document. Locate the paperclip symbol on the left side of the PDF window, and click it. Double-click on the Excel file to open it and select the I/O Signal Description Table tab.

Symbol		<b>^</b>	Parameter	Conditions		Unit		
Symu			Parameter	Conditions	Min	Тур	Max	Unit
I <sub>RMS_SEG</sub>	SR	D	Sum of all the DC I/O current	V <sub>DD</sub> = 5.0 V ± 10%	—		80	mA
			within a supply segment	V <sub>DD</sub> = 3.3 V ± 10%	—	_	80	
I <sub>RMS_W</sub>	СС	D	RMS I/O current for WEAK configuration	C <sub>L</sub> = 25 pF, 2 MHz V <sub>DD</sub> = 5.0 V ± 10%	-	—	1.1	mA
				C <sub>L</sub> = 50 pF, 1 MHz V <sub>DD</sub> = 5.0 V ± 10%	-	—	1.1	
				C <sub>L</sub> = 25 pF, 2 MHz V <sub>DD</sub> = 3.3 V ± 10%	—	—	0.6	
				C <sub>L</sub> = 50 pF, 1 MHz V <sub>DD</sub> = 3.3 V ± 10%	—	—	0.6	
I <sub>RMS_M</sub>	СС	D	RMS I/O current for MEDIUM configuration	C <sub>L</sub> = 25 pF, 12 MHz V <sub>DD</sub> = 5.0 V ± 10%	—	—	4.7	mA
				C <sub>L</sub> = 50 pF, 6 MHz V <sub>DD</sub> = 5.0 V ± 10%	—	—	4.8	
				C <sub>L</sub> = 25 pF, 12 MHz V <sub>DD</sub> = 3.3 V ± 10%	—	_	2.6	
				C <sub>L</sub> = 50 pF, 6 MHz V <sub>DD</sub> = 3.3 V ± 10%	—	—	2.7	

### Table 18. I/O consumption<sup>(1)</sup>





Symbol		Deremeter	0	v	alue		
Symbol		C	Parameter	Conditions	Min	Мах	Unit
I <sub>ADCREFH</sub> <sup>(4),</sup> (5)	CC	Т	ADC high reference current <sup>(6)</sup>	Dynamic consumption t <sub>conv</sub> ≥ 5 µs (average across all codes)	—	3.5 <sup>(7)</sup>	μA
				Dynamic consumption t <sub>conv</sub> ≥ 2.5 µs (average across all codes)		7 <sup>(8)</sup>	
				Static consumption (Power Down mode)	—	+8	
		Т		Bias Current <sup>(9)</sup>		+2	
I <sub>ADCREFL</sub> <sup>(5)</sup>	СС	D	ADC low reference current	Run mode t <sub>conv</sub> ≥ 5 µs V <sub>DD_HV_ADR</sub> <= 5.5 V		15	μA
				Run mode t <sub>conv</sub> = 2.5 µs V <sub>DD_HV_ADR</sub> <= 5.5 V	_	30	
				Power Down mode V <sub>DD_HV_ADR</sub> <= 5.5 V	_	1	
I <sub>ADV_S</sub>	СС	Р	V <sub>DD_HV_ADV</sub> power supply current	Run mode <sup>(5)</sup> $t_{conv} \ge 5 \ \mu s$	_	4.0	mA
TUE <sub>12</sub>	CC	T <sup>(10)</sup>	Total unadjusted error in 12-bit configuration <sup>(11)</sup>	T <sub>J</sub> < 150 °C, V <sub>DD_HV_ADV</sub> > 4 V, V <sub>DD_HV_ADR</sub> , V <sub>ALTREF</sub> > 4 V	-4	4	LSB (12b)
		Р		T <sub>J</sub> < 150 °C, V <sub>DD_HV_ADV</sub> > 4 V, V <sub>DD_HV_ADR</sub> , V <sub>ALTREF</sub> > 4 V	-6	6	
		Т		T <sub>J</sub> < 150 °C, V <sub>DD_HV_ADV</sub> > 4 V, 4 V > V <sub>ALTREF</sub> > 2 V	-6	6	
		Т		T <sub>J</sub> < 150 °C, 4 V > V <sub>DD_HV_ADV</sub> > 3.5 V	-12	12	
TUE <sub>10</sub>	CC	Т	Total unadjusted error in 10-bit configuration	T <sub>J</sub> < 150 °C, V <sub>DD_HV_ADV</sub> > 4 V V <sub>DD_HV_ADR</sub> , V <sub>ALTREF</sub> > 4 V	-1.5	1.5	LSB (10b)
		Т		$T_{J} < 150 °C,$ $V_{DD_{HV}ADV} > 4 V,$ $4 V > V_{DD_{HV}ADR},$ $V_{ALTREF} > 2 V$	-2.0	2.0	

 Table 25. SARn ADC electrical specification<sup>(1)</sup> (continued)



- 9. Extra bias current is present only when BIAS is selected. Apply only once for all ADCs.
- 10. Extended bench validation performed on 3 samples for each process corner.
- 11. This parameter is guaranteed by bench validation with a small sample of typical devices, and tested in production to ± 6 LSB.

## 3.12.3 S/D ADC electrical specification

The SDn ADCs are Sigma Delta 16-bit analog-to-digital converters with 333 Ksps maximum output rate.

Symbol		с	Deremeter	C Parameter Conditions		Value			
Symbol		C	Parameter	Conditions	Min	Тур	Мах	Unit	
V <sub>IN</sub>	SR	Ρ	ADC input signal	—	0	_	V <sub>DD_HV_ADR_</sub> D	V	
V <sub>IN_PK2PK</sub> <sup>(2)</sup>	SR	D	Input range peak to peak	Single ended V <sub>INM</sub> = V <sub>SS_HV_ADR</sub>	$V_{DD_{HV}ADR}/GAIN$		V		
		D	$V_{\text{INP}}$ = $V_{\text{INP}}$ = $V_{\text{INP}}$	Single ended V <sub>INM</sub> = 0.5*V <sub>DD_HV_ADR</sub> GAIN = 1		±0.5*V <sub>DD_</sub>	HV_ADR		
		D		Single ended V <sub>INM</sub> = 0.5*V <sub>DD_HV_ADR</sub> GAIN = 2,4,8,16	:	ŧV <sub>dd_hv_</sub> αι	<sub>DR</sub> /GAIN		
		D		Differential, 0 < V <sub>IN</sub> < V <sub>DD_HV_IO_MAIN</sub>	:	έV <sub>DD_HV_</sub> αι	<sub>DR</sub> /GAIN		
f <sub>ADCD_M</sub>	SR	Р	S/D modulator Input Clock	_	4	14.4	16	MHz	
f <sub>IN</sub>	SR	D	Input signal frequency	SNR = 80 dB f <sub>ADCD_S</sub> = 150 kHz	0.01	—	50 <sup>(5)</sup>	kHz	
		D		SNR = 74 dB f <sub>ADCD_S</sub> = 333 kHz	0.01	_	111 <sup>(5)</sup>		
f <sub>ADCD_S</sub>	SR	D	Output conversion rate	_	_	_	333	ksps	
—	CC	D	Oversampling ratio	Internal modulator	24		256	—	
				External modulator	—		256	—	
RESOLUTION	СС	D	S/D register resolution <sup>(6)</sup>	2's complement notation		16		bit	
GAIN	SR	D	ADC gain	Defined via ADC_SD[PGA] register. Only integer powers of 2 are valid gain values.	1		16		

 Table 26. SDn ADC electrical specification<sup>(1)</sup>





Figure 17. LVDS pad external load diagram

#### Power management: PMC, POR/LVD, sequencing 3.15

The power management module monitors the different power supplies. It also generates the internal supplies that are required for correct device functionality. The power management is supplied by the  $V_{DD\_HV\_PMC}$  supply, with voltage monitors ensuring safe state operation.



## 3.15.1 Power management integration

Refer to the integration scheme provided below to ensure correct functionality of the device.





The internal voltage regulator requires external capacitance ( $C_{REGn}$ ) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

A decoupling capacitor must be placed between each V<sub>DD\_LV</sub> supply pin and V<sub>SS</sub> ground plane to ensure stable voltage. The capacitor should be placed as near as possible to the V<sub>DD\_LV</sub> supply pin.

## 3.15.2 Main voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply  $V_{DD\_LV}$  from the high voltage ballast supply  $V_{DD\_BV\_PMC}$ . The regulator itself is supplied by  $V_{DD\_HV\_PMC}$ .

Note: Both HV supplies,  $V_{DD_{HV_{PMC}}}$  and  $V_{DD_{BV_{PMC}}}$ , are shorted with  $V_{DD_{HV_{IO}}}$  supply at package level.



The following supplies are involved:

- HV—High voltage external power supply for voltage regulator module. It is shorted with V<sub>DD HV IO</sub>.
- BV—High voltage external power supply for internal ballast module. It is shorted with V<sub>DD HV IO</sub>.
- LV—Low voltage internal power supply for core, PLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is split into three further domains to ensure noise isolation between critical LV modules within the device:
  - LV\_COR—Low voltage supply for the core. It is also used to provide supply for PLL through double bonding.
  - LV\_FLA—Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_PLL—Low voltage supply for PLL. It is shorted to LV\_COR through double bonding.

Symbol		Parameter	Conditions <sup>(1)</sup>	,	Unit		
Зушьо		Falameter	Conditions	Min	Тур	Max	Unit
C <sub>REG</sub>	SR	Internal voltage regulator stability external capacitance	—	1.1	2.2 <sup>(3)</sup>	2.97	μF
R <sub>REG</sub>	SR	Stability capacitor equivalent serial resistance	Total resistance including board track	1	—	50	mΩ
C <sub>DECREGn</sub>	SR	Internal voltage regulator decoupling external capacitance	—	50	100	135	nF
R <sub>DECREGn</sub>	SR	Stability capacitor equivalent serial resistance	—	1		50	mΩ
C <sub>DECBV</sub>	SR	Decoupling capacitance <sup>(4)</sup> ballast	V <sub>DD_HV_IO_MAIN</sub> /V <sub>SS</sub> pair	—	4 <sup>(3)</sup>	_	μF
C <sub>DECHV</sub>	SR	Decoupling capacitance regulator supply	V <sub>DD_HV_IO_MAIN</sub> /V <sub>SS</sub> pair	10	100	_	nF
C <sub>DECFLA</sub>	SR	Decoupling capacitance for flash	$V_{DD_HV_FLA}/V_{SS}$ pair	65	100	—	nF
	D	supply					
V <sub>MREG</sub>	CC	Main regulator output voltage	Before trimming	1.19	1.26	1.33 <sup>(5)</sup>	V
	CC		After trimming	1.16	1.28	1.32 <sup>(6)</sup>	
IDD <sub>MREG</sub>	SR	Main regulator current provided to $V_{DD_LV}$ domain	_	_	_	125	mA
$\Delta \text{IDD}_{\text{MREG}}$	SR	Main regulator current variation	20 µs observation window	-60		60	mA
I <sub>MREGINT</sub> <sup>(7)</sup>	D	Main regulator current consumption	_		1.5	3.0	mA

### Table 31. Voltage regulator electrical characteristics

1.  $V_{DD}$  = 5.0 V ± 10%, T<sub>A</sub> = -40 / 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Recommended X7R or X5R ceramic –50% / +35% variation across process, temperature, voltage and after aging.

This capacitance value is driven by the constraints of the external voltage regulator supplying the V<sub>DD\_BV</sub> voltage. A typical value is in the range of 470 nF.

5. At power-up condition before trimming at 27 °C, no load.





### Figure 21. JTAG test access port timing





"	Symbol		•	Charactoristic	Con	dition	Valu	11	
#	Sym	001	C	Characteristic	Pad drive <sup>(4)</sup>	Load (C <sub>L</sub> )	Min	Max	Unit
1	t <sub>SCK</sub>	CC	D	SCK cycle time	SCK drive stren	ngth			
					Very strong	25 pF	33.0		ns
					Strong	50 pF	80.0		ns
					Medium	50 pF	200.0		ns
2	t <sub>CSV</sub>	CC	D	PCS valid after SCK <sup>(5)</sup>	SCK and PCS	drive strength			
					Very strong	25 pF	16		ns
					Strong	50 pF	16	_	ns
					Medium	50 pF	26	_	ns
					PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	38		ns
3	t <sub>CSH</sub>	CC	D	PCS hold after SCK <sup>(5)</sup>	SCK and PCS	drive strength			
					Very strong	PCS = 0 pF SCK = 50 pF	-14		ns
					Strong	PCS = 0 pF SCK = 50 pF	-14		ns
					Medium	PCS = 0 pF SCK = 50 pF	-33		ns
					PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	-35	_	ns
4	t <sub>SDC</sub>	CC	D	SCK duty cycle <sup>(6)</sup>	SCK drive strer	ngth			
					Very strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	$^{1}/_{2}t_{SCK} + 2$	ns
					Strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	$^{1}/_{2}t_{SCK} + 2$	ns
					Medium	0 pF	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> – 5	$^{1}/_{2}t_{SCK} + 5$	ns
				SOUT data v	alid time (after S	CK edge)			
9	t <sub>SUO</sub>	СС	D	SOUT data valid time	SOUT and SC	K drive strength			
				CPHA = $1^{(7)}$	Very strong	25 pF	_	7.0	ns
					Strong	50 pF		9.0	ns
					Medium	50 pF		25.0	ns
				SOUT data h	old time (after S	CK edge)			
10	t <sub>HO</sub>	CC	D	SOUT data hold time	SOUT and SCI	K drive strength			
				CPHA = $1^{(7)}$	Very strong	25 pF	-7.7		ns
					Strong	50 pF	-11.0		ns
					Medium	50 pF	-15.0	—	ns

### Table 44. DSPI CMOS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK $clock^{(1)(2)}$

1. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.

2. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.



### **Package characteristics**

- 3. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 5. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 6. To be determined at seating datum plane C.
- 7. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad is variable depending on leadframe pad design (T1, T2, T3). End user should verify D2 and E2 dimensions according to specific device application.
- 10. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 11. "N" is the number of terminal positions for the specified body size.

12. Tolerance





# 5 Ordering information



Figure 40. Product code structure

1. Order on 1 MB part numbers can be entered upon ST's acceptance conditioned by volumes. Please contact your ST sales office to ask for the availability of a particular commercial product.

2. Features (e.g. flash, RAM or peripherals) not included in the commercial product cannot be used. ST cannot be called to take any liability for features used outside the commercial product.



# 6 Revision history

Table 55 summarizes revisions to this document.
Table 55. Document revision history

Date	Revision	Changes		
18-Jul- 2012	1	Initial release.		
03-Apr-2013	2	Formatting and editorial changes throughout document. Table 2: SPC5721x device feature summary: Changed title (was SPC5726SPC5726A device feature summary) Figure 2 (Periphery allocation): Removed BAR module from diagram. Section 1.5, Features overview: Added detail to PIT descriptions (2 bullets). Added Saturation Instructions Extension feature item. Figure 4 (100-pin QFP configuration (top view)): Changed pin 65 to "ESR1" Table 3 (Power supply and reference pins): For row V <sub>DD_LV</sub> : added pin 68 for 100 pin and 80 pin packages. Section 2.2.1, Power supply and reference voltage pins: Added 2 sentences starting from "The Supply Pins Table contains" Table 5 (Port pins description): From PC[10] to PC[15] - changed VDD_HV_IO_FLEX to VDD_HV_IO_ETH Table 7 (Absolute maximum ratings): Added tostore VDD_HV_IO refers to Section 2.2.1, Power supply and reference voltage pins: Added 2 sentences starting from The Supply Pins Table contains Table 8 (ESD ratings): Added classification column Table 9 (Device operating conditions): Removed rows VDD_HV_ADR_D and VDD_HV_ADR_S For row VDD_HV_ADR_MR_U del Value Min column data into "C" (3.0) and "P" (4.0) values and added the word reference to the Parameter description column Changed row V <sub>SS_HV_ADR</sub> symbol (was V <sub>SS_HV_ADR_D</sub> ) Changed vDD_HV_ADR_Symbol (was V <sub>SS_HV_ADR_D</sub> ) Changed VDD_HV_ADR_VDU Value Min column data for P characteristic to 4.0 (was 4.2) Table 9 (Device operating conditions): For row V <sub>DD_HV_ADR</sub> , inverted the C and P Parameter Classification values. Table 10 (DC electrical specifications): Removed the following rows: V <sub>DD_HV_IO</sub> , V <sub>DD_HV_IO_S5.V. In row V<sub>HCTTL</sub> condition changed to 4.5 V &lt; V<sub>DD_HV_IO</sub> &lt; 5.5 V. In row V<sub>HCTTL</sub> condition changed to 4.5 V &lt; V<sub>DD_HV_IO</sub> &lt; 5.5 V. In row V<sub>HCTTL</sub> condition changed to 2.7 V &lt; V<sub>DD_HV_IO</sub> &lt; 3.0 V and 4.0 V &lt; V<sub>DD_HV_IO</sub> &lt; 4.5 V. In row V<sub>HCMOSC</sub> condition changed to 2.7 V &lt; V<sub>DD_HV_IO</sub> &lt; 3.0 V and 4.0 V &lt; V<sub>DD_HV_IO</sub> &lt; 4.5 V. In row V<sub>HCMOSC</sub> condition changed to 2.7 V</sub>		



Date	Revision	Changes		
18-May-2015	3 (cont.)	Section 3.17.5, GPIO delay timing: Added this section.		
		Replaced "four" with "three" in the table footnotes in <i>Table 51 (eTQFP80 – STMicroelectronics package mechanical data)</i> and <i>Table 52 (eTQFP100 – STMicroelectronics package mechanical data)</i> .		
		Table 51 (eTQFP80 – STMicroelectronics package mechanical data):Second note removed from E2 parameter and added to E3 parameter.		
		Table 53 (Thermal characteristics for eTQFP80):Updated the table and its values.		
		Table 54 (Thermal characteristics for eTQFP100):Updated the table and its values.		
		Table 60 (Order codes (ST))         Updated the table.		
		Following are the changes in this version of the Datasheet:		
		Replaced eLQFP100 with eTQFP100 throughout the document.		
		Removed all requirement tagging from the document.		
		Replaced RPNS: SPC5/2L04F2B, SPC5/2L04E3B With SPC5/2LX.		
		Replaced bullet point "On chin voltage," with "Single 5\/ +/ 10%, " on the cover page		
		Table 1 (Device summary):		
		– Undated the table		
		Table 2 (SPC572Lx device feature summarv):		
		- Updated the notes of "External power supplies"		
		Section 3.4: Electromagnetic Compatibility (EMC):		
		– Updated the section.		
	4	Table 9 (Device operating conditions):		
		<ul> <li>Updated the values of parameter V<sub>DD LV.</sub></li> </ul>		
15- Jun-2017		– Updated notes in the table.		
	•	Removed section: "Temperature profile."		
		Table 26 (SDn ADC electrical specification):		
		<ul> <li>Updated the values for R<sub>BIAS</sub> parameter.</li> </ul>		
		- Added parameters $Z_{DIFF}$ , $Z_{CM}$ , and $\Delta V_{INTCM}$ .		
		Table 31 (Voltage regulator electrical characteristics):		
		- Added parameter C <sub>DECFLA</sub>		
		Section 4.3: eTOEP100 case drawing:		
		<ul> <li>Updated the Figure 39: eTQFP100 – STMicroelectronics package mechanical drawing.</li> </ul>		
		– Updated the Table 52 (eTQFP100 – STMicroelectronics package mechanical data).		
		Section 5: Ordering information:		
		<ul> <li>Removed table: Order codes (ST).</li> </ul>		
		Added Figure 40: Product code structure.		

Table 55.	Document	revision	historv	(continued)	)
14010 001	Boounon	101101011		(ooninaoa)	,

