



Welcome to **E-XFL.COM** 

Understanding <u>Embedded - DSP (Digital Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

# Applications of <u>Embedded - DSP (Digital Signal Processors)</u>

Details	
Product Status	Obsolete
Туре	SC140 Core
Interface	Ethernet, I <sup>2</sup> C, TDM, UART
Clock Rate	300MHz
Non-Volatile Memory	External
On-Chip RAM	1.436MB
Voltage - I/O	3.30V
Voltage - Core	1.10V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	431-BFBGA, FCBGA
Supplier Device Package	431-FCPBGA (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmc8113tvt3600v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong








Figure 1. MSC8113 Block Diagram





Notes: 1. The arrows show the data transfer direction.
2. The QBus interface includes a bus switch, write buffer, fetch unit, and a control unit that defines four QBus banks. In addition, the QBC handles internal memory contentions.

Figure 2. StarCore® SC140 DSP Extended Core Block Diagram



HD13

GND

HD11

HD8

HD62

HD61

HD57

Top View 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 NMI\_ OUT  $V_{DD}$ GND GND GND  $V_{DD}$ GND  $V_{DD}$ GND GND  $V_{\text{DD}}$ GND GND GPI00 GND  $V_{\mathsf{D}\mathsf{D}}$ GND GPIO28 HCID1  $V_{DD}$  $V_{DD}$  $V_{DD}$ GPIO2 EE0 GND HCID2 HCID3 GND GND GND , GPIO31 , GPIO29 GPIO4 GPIO8 TDI GPIO2 HCID0 GPIO9 GPIO1 , GPIO1 TRST TMS IRESE GND  $V_{DD}$ GND  $V_{DD}$ GND GND GND GND GPIO1 NMI  $V_{\mathsf{DD}}$  $\rm V_{\rm DD}$ GPIO20 GPIO18 GPIO16 GPIO11 GPIO14 GPIO19 HA29 HA22 GND  $\mathsf{V}_\mathsf{DD}$ GND  $V_{DD}$ GND  $V_{\mathsf{DD}}$ BADDR 31 ETHCF INT\_ OUT ABB HA27 HA25 HA23 HA17 PWE0 ВМ0 BCTL0 GPIO15 GND GPIO17 GPIO22 HA24 HA28 HA19 TEST AACK HTA GPIO24 GPIO2 HA20 BM1  $V_{DD}$ A31 PSDA BADDE BCTL1 HA26 HA13 GND  $\mathsf{V}_\mathsf{DD}$ CLKIN BM2 DBG  $V_{DD}$ GND TT3 PSDA1 GPIO23 GND GPIO2 A30 HA18 BADDF PWE1 HA15 HA21 HA16 PWE3 GND GND GND LKOU A28 BADDF 29 BADDF HA14 HA11 GND GND GND GND CS3 HA12  $V_{DDH}$ GND A22 HD31  $V_{DDH}$ GND GND GND GND GND  $V_{DDH}$ HD28  $V_{DD}$  $V_{DDH}$  $V_{DDH}$  $V_{DDH}$  $V_{DDH}$ A21 HWBS HD26 HD30 HD29 HD24 PWE2 HBCS GND GND HRDS BG CS0 PSDWE GPIO2 A20 PSD VAL HD20 HCLKIN SNDSY V<sub>CCSYN</sub> GND  $V_{DDH}$ A19 GND HD22 TSZ1 GBL TT0 DP6 DP3 TS DP2 TSZ3 A18 HD18 A16 HWBS HW<u>B</u>S HD21 HD1 TSZ0 TBST HD17 HD0 TSZ2  $V_{\text{DD}}$ GND HD16 HD19 HD2 D6 D8 D9 D11 D14 D15 D17 D22 D25 D26 D31  $V_{DDH}$ A12 D3 D19 D28 A13 GND D13 D18 D20 GND D24 D10 D12 D29 A10 HD3 A11 HD6 HD4 GND  $V_{DDH}$  $V_{DDH}$ HDST HDST  $V_{DDH}$ HD40  $V_{DDH}$ HD33  $V_{DDH}$ HD32 A6 HD15 HD9  $V_{\mathsf{DD}}$ HD58 GND  $V_{DDH}$ GND  $V_{\mathsf{DDH}}$ GND GND HD7 HD60 HD51 HD43 HD37 HD34 A5  $V_{\mathsf{DDH}}$ HD12 HD10 HD63 HD59 GND HD52 GND HD46 GND HD42 HD38 HD35  $V_{DD}$ HD14 HD54 АЗ

Figure 3. MSC8113 Package, Top View

HD45

HD44

HD41

HD39

HD36

HD47

### **Bottom View**




Figure 4. MSC8113 Package, Bottom View



Table 1. MSC8113 Signal Listing by Ball Designator (continued)

Des.	Signal Name	Des.	Signal Name	
E12	GND	G6	HA17	
E13	V <sub>DD</sub>	G7	PWE0/PSDDQM0/PBS0	
E14	GND	G8	V <sub>DD</sub>	
E15	GND	G9	V <sub>DD</sub>	
E16	V <sub>DD</sub>	G10	IRQ3/BADDR31	
E17	GND	G11	BM0/TC0/BNKSEL0	
E18	GND	G12	ABB/IRQ4	
E19	GPIO9/TDM2TSYN/IRQ7/ETHMDIO	G13	$V_{DD}$	
E20	GPIO13/TDM2RCLK/IRQ11/ETHMDC	G14	IRQ7/INT_OUT	
E21	GPIO10/TDM2TCLK/IRQ8/ETHRX_DV/ETHCRS_DV/NC	G15	ETHCRS/ETHRXD	
E22	GPIO12/TDM2RSYN/IRQ10/ETHRXD1/ETHSYNC	G16	$V_{DD}$	
F2	PORESET	G17	CS1	
F3	RSTCONF	G18	BCTL0	
F4	NMI	G19	GPIO15/TDM1TSYN/DREQ1	
F5	HA29	G20	GND	
F6	HA22	G21	GPIO17/TDM1TDAT/DACK1	
F7	GND	G22	GPIO22/TDM0TCLK/DONE2/DRACK2	
F8	$V_{DD}$	H2	HA20	
F9	$V_{DD}$	Н3	HA28	
F10	$V_{DD}$	H4	$V_{DD}$	
F11	GND	H5	HA19	
F12	$V_{DD}$	H6	TEST	
F13	GND	H7	PSDCAS/PGPL3	
F14	$V_{DD}$	H8	PGTA/PUPMWAIT/PGPL4/PPBS	
F15	ETHRX_CLK/ETHSYNC_IN	H9	$V_{DD}$	
F16	ETHTX_CLK/ETHREF_CLK/ETHCLOCK	H10	BM1/TC1/BNKSEL1	
F17	GPIO20/TDM1RDAT	H11	ARTRY	
F18	GPIO18/TDM1RSYN/DREQ2	H12	AACK	
F19	GPIO16/TDM1TCLK/DONE1/DRACK1	H13	DBB/IRQ5	
F20	GPIO11/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXD	H14	HTA	
F21	GPIO14/TDM2RDAT/IRQ12/ETHRXD0/NC	H15	V <sub>DD</sub>	
F22	GPIO19/TDM1RCLK/DACK2	H16	TT4/CS7	
G2	HA24	H17	CS4	
G3	HA27	H18	GPIO24/TDM0RSYN/IRQ14	
G4	HA25	H19	GPIO21/TDM0TSYN	
G5	HA23	H20	$V_{DD}$	



Table 1. MSC8113 Signal Listing by Ball Designator (continued)

Des.	Signal Name	Des.	Signal Name
H21	$V_{DDH}$	K15	$V_{DD}$
H22	A31	K16	TT2/CS5
J2	HA18	K17	ALE
J3	HA26	K18	CS2
J4	$V_{DD}$	K19	GND
J5	HA13	K20	A26
J6	GND	K21	A29
J7	PSDAMUX/PGPL5	K22	A28
J8	BADDR27	L2	HA12
J9	$V_{DD}$	L3	HA14
J10	CLKIN	L4	HA11
J11	BM2/TC2/BNKSEL2	L5	$V_{DDH}$
J12	DBG	L6	$V_{DDH}$
J13	$V_{DD}$	L7	BADDR28
J14	GND	L8	ĪRQ5/BADDR29
J15	$V_{DD}$	L9	GND
J16	TT3/ <u>CS6</u>	L10	GND
J17	PSDA10/PGPL0	L14	GND
J18	BCTL1/CS5	L15	$V_{DDH}$
J19	GPIO23/TDM0TDAT/IRQ13	L16	GND
J20	GND	L17	GND
J21	GPIO25/TDM0RCLK/IRQ15	L18	CS3
J22	A30	L19	$V_{DDH}$
K2	HA15	L20	A27
К3	HA21	L21	A25
K4	HA16	L22	A22
K5	PWE3/PSDDQM3/PBS3	M2	HD28
K6	PWE1/PSDDQM1/PBS1	М3	HD31
K7	POE/PSDRAS/PGPL2	M4	$V_{DDH}$
K8	ĪRQ2/BADDR30	M5	GND
K9	Reserved	M6	GND
K10	GND	M7	GND
K11	GND	M8	$V_{DD}$
K12	GND	М9	$V_{DDH}$
K13	GND	M10	GND
K14	CLKOUT	M14	GND



Table 1. MSC8113 Signal Listing by Ball Designator (continued)

Des.	Signal Name	Des.	Signal Name	
M15	$V_{DDH}$	P12	V <sub>CCSYN</sub>	
M16	HBRST	P13	GND	
M17	$V_{DDH}$	P14	GND	
M18	$V_{DDH}$	P15	TA	
M19	GND	P16	BR	
M20	$V_{DDH}$	P17	TEA	
M21	A24	P18	PSDVAL	
M22	A21	P19	DP0/DREQ1/EXT_BR2	
N2	HD26	P20	V <sub>DDH</sub>	
N3	HD30	P21	GND	
N4	HD29	P22	A19	
N5	HD24	R2	HD18	
N6	PWE2/PSDDQM2/PBS2	R3	V <sub>DDH</sub>	
N7	$V_{DDH}$	R4	GND	
N8	HWBS0/HDBS0/HWBE0/HDBE0	R5	HD22	
N9	HBCS	R6	HWBS6/HDBS6/HWBE6/HDBE6/PWE6/PSDDQM6/PBS6	
N10	GND	R7	HWBS4/HDBS4/HWBE4/HDBE4/PWE4/PSDDQM4/PBS4	
N14	GND	R8	TSZ1	
N15	HRDS/HRW/HRDE	R9	TSZ3	
N16	BG	R10	ĪRQ1/GBL	
N17	HCS	R11	V <sub>DD</sub>	
N18	CS0	R12	V <sub>DD</sub>	
N19	PSDWE/PGPL1	R13	V <sub>DD</sub>	
N20	GPIO26/TDM0RDAT	R14	TT0/HA7	
N21	A23	R15	ĪRQ7/DP7/DREQ4	
N22	A20	R16	ĪRQ6/DP6/DREQ3	
P2	HD20	R17	ĪRQ3/DP3/DREQ2/EXT_BR3	
P3	HD27	R18	TS	
P4	HD25	R19	IRQ2/DP2/DACK2/EXT_DBG2	
P5	HD23	R20	A17	
P6	HWBS3/HDBS3/HWBE3/HDBE3	R21	A18	
P7	HWBS2/HDBS2/HWBE2/HDBE2	R22	A16	
P8	HWBS1/HDBS1/HWBE1/HDBE1	T2	HD17	
P9	HCLKIN	Т3	HD21	
P10	GND	T4	HD1/DSISYNC	
P11	GND <sub>SYN</sub>	T5	HD0/SWTE	



# 2 Electrical Characteristics

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the MSC8113 Reference Manual.

## 2.1 Maximum Ratings

### **CAUTION**

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or  $V_{DD}$ ).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

**Table 2** describes the maximum electrical ratings for the MSC8113.

**Table 2. Absolute Maximum Ratings** 

Rating	Symbol	Value	Unit
Core and PLL supply voltage	$V_{DD}$	-0.2 to 1.6	V
I/O supply voltage	V <sub>DDH</sub>	-0.2 to 4.0	V
Input voltage	V <sub>IN</sub>	-0.2 to 4.0	٧
Maximum operating temperature:	$T_J$	105	°C
Minimum operating temperature	$T_J$	-40	°C
Storage temperature range	T <sub>STG</sub>	-55 to +150	°C

Notes: 1. Functional operating conditions are given in Table 3.

- 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.
- 3. Section 3.5, Thermal Considerations includes a formula for computing the chip junction temperature (T<sub>J</sub>).



## 2.2 Recommended Operating Conditions

**Table 3** lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

**Table 3. Recommended Operating Conditions** 

Rating	Symbol	Value	Unit
Core and PLL supply voltage:	V <sub>DD</sub> V <sub>CCSYN</sub>	1.07 to 1.13	V
I/O supply voltage	$V_{DDH}$	3.135 to 3.465	V
Input voltage	V <sub>IN</sub>	–0.2 to V <sub>DDH</sub> +0.2	V
Operating temperature range:	TJ	-40 to 105	°C

## 2.3 Thermal Characteristics

Table 4 describes thermal characteristics of the MSC8113 for the FC-PBGA packages.

Table 4. Thermal Characteristics for the MSC8113

Ch avantavintia	Complete I	FC-I 20 × 2	I I I I I I I I I I I I I I I I I I I	
Characteristic	Symbol	Natural Convection	200 ft/min (1 m/s) airflow	Unit
Junction-to-ambient <sup>1, 2</sup>	$R_{ heta JA}$	26	21	°C/W
Junction-to-ambient, four-layer board <sup>1, 3</sup>	$R_{ heta JA}$	19	15	°C/W
Junction-to-board (bottom) <sup>4</sup>	$R_{ heta JB}$	9		°C/W
Junction-to-case <sup>5</sup>	$R_{ heta JC}$	0.9		°C/W
Junction-to-package-top <sup>6</sup>	$\Psi_{JT}$	1		°C/W

Notes:

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Section 3.5, Thermal Considerations provides a detailed explanation of these characteristics.

## 2.4 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MSC8113. The measurements in **Table 5** assume the following system conditions:

- $T_A = 25 \, ^{\circ}C$
- $V_{DD} = 1.1 \text{ V nominal} = 1.07 1.13 V_{DC}$
- $V_{DDH} = 3.3 \text{ V} \pm 5\% \text{ V}_{DC}$
- GND =  $0 V_{DC}$

**Note:** The leakage current is measured for nominal  $V_{DDH}$  and  $V_{DD}$ .



Table 5	DC	Flac	trical	Chara	cteristics
Table 5.	$\mathbf{D}$	LIEL	пісаі	Guara	CIGHOUS

Characteristic	Symbol	Min	Typical	Max	Unit
Input high voltage <sup>1</sup> , all inputs except CLKIN	V <sub>IH</sub>	2.0	_	3.465	V
Input low voltage <sup>1</sup>	V <sub>IL</sub>	GND	0	0.8	V
CLKIN input high voltage	V <sub>IHC</sub>	2.4	3.0	3.465	V
CLKIN input low voltage	V <sub>ILC</sub>	GND	0	0.8	V
Input leakage current, V <sub>IN</sub> = V <sub>DDH</sub>	I <sub>IN</sub>	-1.0	0.09	1	μA
Tri-state (high impedance off state) leakage current, $V_{IN} = V_{DDH}$	l <sub>OZ</sub>	-1.0	0.09	1	μA
Signal low input current, V <sub>IL</sub> = 0.8 V <sup>2</sup>	ΙL	-1.0	0.09	1	μA
Signal high input current, V <sub>IH</sub> = 2.0 V <sup>2</sup>	I <sub>H</sub>	-1.0	0.09	1	μA
Output high voltage, $I_{OH} = -2 \text{ mA}$ , except open drain pins	V <sub>OH</sub>	2.0	3.0	_	V
Output low voltage, I <sub>OL</sub> = 3.2 mA	V <sub>OL</sub>	_	0	0.4	V
Internal supply current:  • Wait mode  • Stop mode	I <sub>DDW</sub> I <sub>DDS</sub>		375 <sup>3</sup> 290 <sup>3</sup>	_	mA mA
Typical power 400 MHz at 1.1 V <sup>4</sup> Typical power 300 MHz at 1.1 V <sup>4</sup>	Р	_ _	826 676	_ _	mW mW

Notes:

- 1. See Figure 5 for undershoot and overshoot voltages.
- 2. Not tested. Guaranteed by design.
- 3. Measured for 1.1 V core at 25°C junction temperature.
- 4. The typical power values were calculated using a power calculator configured for three cores performing an EFR code with the device running at the specified operating frequency and a junction temperature of 25°C. No peripherals were included. The calculator was created using CodeWarrior<sup>®</sup> 2.5. These values are provided as examples only. Power consumption is application dependent and varies widely. To assure proper board design with regard to thermal dissipation and maintaining proper operating temperatures, evaluate power consumption for your application and use the design guidelines in **Section 3** of this document and in *MSC8102*, *MSC8122*, and *MSC8126 Thermal Management Design Guidelines* (AN2601).




Figure 5. Overshoot/Undershoot Voltage for  $V_{IH}$  and  $V_{IL}$ 






Figure 7. Start-Up Sequence: V<sub>DD</sub> Raised Before V<sub>DDH</sub> with CLKIN Started with V<sub>DDH</sub>

In all cases, the power-up sequence must follow the guidelines shown in **Figure 8**.




Figure 8. Power-Up Sequence for V<sub>DDH</sub> and V<sub>DD</sub>/V<sub>CCSYN</sub>

The following rules apply:

- 1. During time interval A,  $V_{DDH}$  should always be equal to or less than the  $V_{DD}/V_{CCSYN}$  voltage level. The duration of interval A should be kept below 10 ms.
- 2. The duration of timing interval B should be kept as small as possible and less than 10 ms.

# 2.5.3 Clock and Timing Signals

The following sections include a description of clock signal characteristics. **Table 7** shows the maximum frequency values for internal (Core, Reference, Bus, and DSI) and external (CLKIN and CLKOUT) clocks. The user must ensure that maximum frequency values are not exceeded.

**Table 7. Maximum Frequencies** 

Characteristic	Maximum in MHz
Core frequency	300/400
Reference frequency (REFCLK)	100/133

MSC8113 Tri-Core Digital Signal Processor Data Sheet, Rev. 1



### **Table 7. Maximum Frequencies**

Characteristic	Maximum in MHz
Internal bus frequency (BLCK)	100/133
DSI clock frequency (HCLKIN)     Core frequency = 300 MHz     Core frequency = 400 MHz	HCLKIN ≤ (min{70 MHz, CLKOUT}) HCLKIN ≤ (min{100 MHz, CLKOUT})
External clock frequency (CLKIN or CLKOUT)	100/133

### **Table 8. Clock Frequencies**

Characteristics	Symbol	300 MF	Iz Device	400 MHz Device		
Characteristics	Symbol	Min	Max	Min	Max	
CLKIN frequency	F <sub>CLKIN</sub>	20	100	20	133.3	
BCLK frequency	F <sub>BCLK</sub>	40	100	40	133.3	
Reference clock (REFCLK) frequency	F <sub>REFCLK</sub>	40	100	40	133.3	
Output clock (CLKOUT) frequency	F <sub>CLKOUT</sub>	40	100	40	133.3	
SC140 core clock frequency	F <sub>CORE</sub>	200	300	200	400	
Note: The rise and fall time of external clocks should be 3 ns maximum						

### **Table 9. System Clock Parameters**

Min	Max	Unit
_	0.3	ns
20	see Table 8	MHz
_	3	ns
20	100	MHz
800	1200 1600	MHz MHz MHz
_	200	ps
_	500	ps
	20 ————————————————————————————————————	- 0.3 20 see Table 8 - 3 20 100 800 1200 1600 - 200

# 2.5.4 Reset Timing

The MSC8113 has several inputs to the reset logic:

- Power-on reset (PORESET)
- External hard reset (HRESET)
- External soft reset (SRESET)
- Software watchdog reset
- · Bus monitor reset
- Host reset command through JTAG

All MSC8113 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. **Table 10** describes the reset sources.






Figure 11. SIU Timing Diagram






Figure 13. DMA Signals

## 2.5.6 DSI Timing

The timings in the following sections are based on a 20 pF capacitive load.

## 2.5.6.1 DSI Asynchronous Mode

**Table 18. DSI Asynchronous Mode Timing** 

No.	Characteristics	Min	Max	Unit
100	Attributes <sup>†</sup> set-up time before strobe (HWBS[n]) assertion	1.5	_	ns
101	Attributes <sup>1</sup> hold time after data strobe deassertion	1.3	_	ns
102	Read/Write data strobe deassertion width:  • DCR[HTAAD] = 1		_	
	Consecutive access to the same DSI	1.8 + T <sub>REFCLK</sub>		ns
	— Different device with DCR[HTADT] = 01	5 + T <sub>REFCLK</sub>		ns
	— Different device with DCR[HTADT] = 10	$5 + (1.5 \times T_{REFCLK})$		ns
	Different device with DCR[HTADT] = 11	$5 + (2.5 \times T_{REFCLK})$		ns
	DCR[HTAAD] = 0	1.8 + T <sub>REFCLK</sub>		ns
103	Read data strobe deassertion to output data high impedance	_	8.5	ns
104	Read data strobe assertion to output data active from high impedance	2.0		ns
105	Output data hold time after read data strobe deassertion	2.2	_	ns
106	Read/Write data strobe assertion to HTA active from high impedance	2.2	_	ns
107	Output data valid to HTA assertion	3.2	_	ns
108	Read/Write data strobe assertion to HTA valid <sup>2</sup>	_	7.4	ns
109	Read/Write data strobe deassertion to output HTA high impedance. (DCR[HTAAD] = 0, HTA at end of access released at logic 0)	_	6.5	ns
110	Read/Write data strobe deassertion to output HTA deassertion.  (DCR[HTAAD] = 1, HTA at end of access released at logic 1)	_	6.5	ns
111	Read/Write data strobe deassertion to output HTA high impedance.  (DCR[HTAAD] = 1, HTA at end of access released at logic 1	_		
	• DCR[HTADT] = 01		5 + T <sub>REFCLK</sub>	ns
	• DCR[HTADT] = 10		5 + (1.5 × T <sub>REFCLK</sub> )	ns
	• DCR[HTADT] = 11		$5 + (2.5 \times T_{REFCLK})$	ns
112	Read/Write data strobe assertion width	1.8 + T <sub>REFCLK</sub>	_	ns
201	Host data input set-up time before write data strobe deassertion	1.0	_	ns
202	Host data input hold time after write data strobe deassertion	1.7	_	ns

Notes: 1. Attributes refers to the following signals: HCS, HA[11–29], HCID[0–4], HDST, HRW, HRDS, and HWBSn.

- 2. This specification is tested in dual-strobe mode. Timing in single-strobe mode is guaranteed by design.
- 3. All values listed in this table are tested or guaranteed by design.

MSC8113 Tri-Core Digital Signal Processor Data Sheet, Rev. 1


26

Freescale Semiconductor

27



Figure 14 shows DSI asynchronous read signals timing.



Notes:

- 1. Used for single-strobe mode access.
- 2. Used for dual-strobe mode access.
- 3. HTA released at logic 0 (DCR[HTAAD] = 0) at end of access; used with pull-down implementation.
- HTA released at logic 1 (DCR[HTAAD] = 1) at end of access; used with pull-up implementation.

Figure 14. Asynchronous Single- and Dual-Strobe Modes Read Timing Diagram



#### 2.5.6.2 **DSI Synchronous Mode**

**Table 19. DSI Inputs in Synchronous Mode** 

No.	Characteristic	Expression -	1.1 V Core		Units
	Characteristic		Min	Max	Units
120	HCLKIN cycle time <sup>1,2</sup>	HTC	10.0	55.6	ns
121	HCLKIN high pulse width	$(0.5 \pm 0.1) \times HTC$	4.0	33.3	ns
122	HCLKIN low pulse width	$(0.5 \pm 0.1) \times HTC$	4.0	33.3	ns
123	HA[11–29] inputs set-up time	_	1.2	_	ns
124	HD[0–63] inputs set-up time	_	0.6	_	ns
125	HCID[0-4] inputs set-up time	_	1.3	_	ns
126	All other inputs set-up time	_	1.2	_	ns
127	All inputs hold time	_	1.5	_	ns
Notes:	1. Values are based on a frequency range of 18–100 MHz.				

Refer to **Table 7** for HCLKIN frequency limits.

Table 20. DSI Outputs in Synchronous Mode

No.	Characteristic -	1.1 V Core		Units
NO.		Min	Max	Office
128	HCLKIN high to HD[0–63] output active	2.0		ns
129	HCLKIN high to HD[0-63] output valid	_	7.6	ns
130	HD[0–63] output hold time	1.7	_	ns
131	HCLKIN high to HD[0–63] output high impedance	_	8.3	ns
132	HCLKIN high to HTA output active	2.2	_	ns
133	HCLKIN high to HTA output valid	_	7.4	ns
134	HTA output hold time	1.7		ns
135	HCLKIN high to HTA high impedance		7.5	ns



## 2.5.10.4 SMII Mode

Table 27.	<b>SMII</b>	Mode	Signal	<b>Timing</b>
-----------	-------------	------	--------	---------------

No.	Characteristics	Min	Max	Unit
808	ETHSYNC_IN, ETHRXD to ETHCLOCK rising edge set-up time	1.0	İ	ns
809	ETHCLOCK rising edge to ETHSYNC_IN, ETHRXD hold time	1.0	_	ns
810	ETHCLOCK rising edge to ETHSYNC, ETHTXD output delay	1.5 <sup>1</sup>	6.0 <sup>2</sup>	ns
Notes:	<ol> <li>Measured using a 5 pF load.</li> <li>Measured using a 15 pF load.</li> </ol>			




Figure 26. SMII Mode Signal Timing

# 2.5.11 GPIO Timing

**Table 28. GPIO Timing** 

No.	Characteristics	Ref = C	CLKIN	Unit
NO.	Characteristics	Min Max		Offic
601	REFCLK edge to GPIO out valid (GPIO out delay time)		6.1	ns
602	REFCLK edge to GPIO out not valid (GPIO out hold time)	1.1	_	ns
603	REFCLK edge to high impedance on GPIO out	_	5.4	ns
604	GPIO in valid to REFCLK edge (GPIO in set-up time)	3.5	_	ns
605	REFCLK edge to GPIO in not valid (GPIO in hold time)	0.5	_	ns




Figure 27. GPIO Timing






Figure 29. Test Clock Input Timing Diagram




Figure 30. Boundary Scan (JTAG) Timing Diagram




Figure 31. Test Access Port Timing Diagram




Figure 32. TRST Timing Diagram

# 3 Hardware Design Considerations

The following sections discuss areas to consider when the MSC8113 device is designed into a system.

## 3.1 Start-up Sequencing Recommendations

Use the following guidelines for start-up and power-down sequences:

- Assert PORESET and TRST before applying power and keep the signals driven low until the power reaches the required minimum power levels. This can be implemented via weak pull-down resistors.
- CLKIN can be held low or allowed to toggle during the beginning of the power-up sequence. However, CLKIN must start toggling before the deassertion of PORESET and after both power supplies have reached nominal voltage levels.
- If possible, bring up V<sub>DD</sub>/V<sub>CCSYN</sub> and V<sub>DDH</sub> together. If it is not possible, raise V<sub>DD</sub>/V<sub>CCSYN</sub> first and then bring up V<sub>DDH</sub>. V<sub>DDH</sub> should not exceed V<sub>DD</sub>/V<sub>CCSYN</sub> until V<sub>DD</sub>/V<sub>CCSYN</sub> reaches its nominal voltage level. Similarly, bring both voltage levels down together. If that is not possible reverse the power-up sequence, with V<sub>DDH</sub> going down first and then V<sub>DD</sub>/V<sub>CCSYN</sub>.

**Note:** This recommended power sequencing for the MSC8113 is different from the MSC8102.

External voltage applied to any input line must not exceed the I/O supply V<sub>DDH</sub> by more than 0.8 V at any time, including during power-up. Some designs require pull-up voltages applied to selected input lines during power-up for configuration purposes. This is an acceptable exception to the rule. However, each such input can draw up to 80 mA per input pin per device in the system during start-up.

After power-up, V<sub>DDH</sub> must not exceed V<sub>DD</sub>/V<sub>CCSYN</sub> by more than 2.6 V.

## 3.2 Power Supply Design Considerations

When implementing a new design, use the guidelines described in the MSC8113 Design Checklist (AN3374 for optimal system performance. MSC8122 and MSC8126 Power Circuit Design Recommendations and Examples (AN2937) provides detailed design information.

**Figure 33** shows the recommended power decoupling circuit for the core power supply. The voltage regulator and the decoupling capacitors should supply the required device current without any drop in voltage on the device pins. The voltage on the package pins should not drop below the minimum specified voltage level even for a very short spikes. This can be achieved by using the following guidelines:

- For the core supply, use a voltage regulator rated at 1.1 V with nominal rating of at least 3 A. This rating does not reflect actual average current draw, but is recommended because it resists changes imposed by transient spikes and has better voltage recovery time than supplies with lower current ratings.
- Decouple the supply using low-ESR capacitors mounted as close as possible to the socket. Figure 33 shows three
  capacitors in parallel to reduce the resistance. Three capacitors is a recommended minimum number. If possible, mount
  at least one of the capacitors directly below the MSC8113 device.




Figure 33. Core Power Supply Decoupling

MSC8113 Tri-Core Digital Signal Processor Data Sheet, Rev. 1



### ware Design Considerations

- If there is an external bus master (BCR[EBM] = 1):
  - $\overline{BR}$ ,  $\overline{BG}$ ,  $\overline{DBG}$ , and  $\overline{TS}$  must be pulled up.
  - EXT\_BR[2-3], EXT\_BG[2-3], and EXT\_DBG[2-3] must be pulled up if multiplexed to the system bus functionality.
- In single-master mode,  $\overline{ABB}$  and  $\overline{DBB}$  can be selected as  $\overline{IRQ}$  inputs and be connected to the non-active value. In other modes, they must be pulled up.

**Note:** The MSC8113 does not support DLL-enabled mode. For the following two clock schemes, ensure that the DLL is disabled (that is, the DLLDIS bit in the Hard Reset Configuration Word is set).

- If no system synchronization is required (for example, the design does not use SDRAM), you can use any of the available clock modes.
- In the CLKIN synchronization mode, use the following connections:
  - Connect the oscillator output through a buffer to CLKIN.
  - Connect the CLKIN buffer output to the slave device (for example, SDRAM) making sure that the delay path between the clock buffer to the MSC8113 and the SDRAM is equal (that is, has a skew less than 100 ps).
  - Valid clock modes in this scheme are: 0, 7, 15, 19, 21, 23, 28, 29, 30, and 31.

**Note:** See the Clock chapter in the *MSC8113 Reference Manual* for details.

- If the 60x-compatible system bus is not used and SIUMCR[PBSE] is set, PPBS can be disconnected. Otherwise, it should be pulled up.
- The following signals: SWTE, DSISYNC, DSI64, MODCK[1–2], CNFGS, CHIPID[0–3], RSTCONF and BM[0–2] are
  used to configure the MSC8113 and are sampled on the deassertion of the PORESET signal. Therefore, they should
  be tied to GND or V<sub>DDH</sub> or through a pull-down or a pull-up resistor until the deassertion of the PORESET signal.
- When they are used, INT\_OUT (if SIUMCR[INTODC] is cleared), NMI\_OUT, and IRQxx (if not full drive) signals must be pulled up.
- When the Ethernet controller is enabled and the SMII mode is selected, GPIO10 and GPIO14 must not be connected
  externally to any signal line.

**Note:** For details on configuration, see the *MSC8113 User's Guide* and *MSC8113 Reference Manual*. For additional information, refer to the *MSC8113 Design Checklist* (ANxxxx).

## 3.4 External SDRAM Selection

The external bus speed implemented in a system determines the speed of the SDRAM used on that bus. However, because of differences in timing characteristics among various SDRAM manufacturers, you may have use a faster speed rated SDRAM to assure efficient data transfer across the bus. For example, for 133 MHz operation, you may have to use 133 or 166 MHz SDRAM. Always perform a detailed timing analysis using the MSC8113 bus timing values and the manufacturer specifications for the SDRAM to ensure correct operation within your system design. The output delay listed in SDRAM specifications is usually given for a load of 30 pF. Scale the number to your specific board load using the typical scaling number provided by the SDRAM manufacturer.



### How to Reach Us:

#### **Home Page:**

www.freescale.com

### Web Support:

http://www.freescale.com/support

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German)

+33 1 69 35 48 48 (French)

www.freescale.com/support

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com

### Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 010 5879 8000
support.asia@freescale.com

## For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
+1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com

Document Number: MSC8113

Rev. 1 12/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>™</sup>, the Freescale logo, CodeWarrior, and StarCore are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.

