



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	23
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	3K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l071k8u6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		3.15.1	I2C bus	0
		3.15.2	Universal synchronous/asynchronous receiver transmitter (USART) 3	1
		3.15.3	Low-power universal asynchronous receiver transmitter (LPUART) 3	1
		3.15.4	Serial peripheral interface (SPI)/Inter-integrated sound (I2S)	2
	3.16	Cyclic re	edundancy check (CRC) calculation unit	2
	3.17	Serial w	ire debug port (SW-DP) 3	2
4	Pin de	escripti	ons	3
5	Memo	ory map	ping	2
6	Electr	rical cha	aracteristics	3
	6.1	Parame	ter conditions	3
		6.1.1	Minimum and maximum values	3
		6.1.2	Typical values	3
		6.1.3	Typical curves	3
		6.1.4	Loading capacitor	3
		6.1.5	Pin input voltage	3
		6.1.6	Power supply scheme	4
		6.1.7	Current consumption measurement5	4
	6.2	Absolute	e maximum ratings	5
	6.3	Operatir	ng conditions	7
		6.3.1	General operating conditions	57
		6.3.2	Embedded reset and power control block characteristics	9
		6.3.3	Embedded internal reference voltage6	0
		6.3.4	Supply current characteristics	;1
		6.3.5	Wakeup time from low-power mode	3
		6.3.6	External clock source characteristics	5
		6.3.7	Internal clock source characteristics7	'9
		6.3.8	PLL characteristics	2
		6.3.9	Memory characteristics	2
		6.3.10	EMC characteristics	3
		6.3.11	Electrical sensitivity characteristics	6
		6.3.12	I/O current injection characteristics	7
		6.3.13	I/O port characteristics	8
		6.3.14	NRST pin characteristics	2
		6.3.15	12-bit ADC characteristics9	3



DocID027101 Rev 3

Table 45.	LSE oscillator characteristics
Table 46.	16 MHz HSI16 oscillator characteristics
Table 47.	LSI oscillator characteristics
Table 48.	MSI oscillator characteristics
Table 49.	PLL characteristics
Table 50.	RAM and hardware registers
Table 51.	Flash memory and data EEPROM characteristics
Table 52.	Flash memory and data EEPROM endurance and retention
Table 53.	EMS characteristics
Table 54.	EMI characteristics
Table 55.	ESD absolute maximum ratings
Table 56.	Electrical sensitivities
Table 57.	I/O current injection susceptibility
Table 58.	I/O static characteristics
Table 59.	Output voltage characteristics
Table 60.	I/O AC characteristics
Table 61.	NRST pin characteristics
Table 62.	ADC characteristics
Table 63.	R_{AIN} max for f_{ADC} = 16 MHz
Table 64.	ADC accuracy
Table 65.	Temperature sensor calibration values
Table 66.	Temperature sensor characteristics 98
Table 67.	Comparator 1 characteristics
Table 68.	Comparator 2 characteristics
Table 69.	TIMx characteristics
Table 70.	I2C analog filter characteristics
Table 71.	USART/LPUART characteristics
Table 72.	SPI characteristics in voltage Range 1 102
Table 73.	SPI characteristics in voltage Range 2 103
Table 74.	SPI characteristics in voltage Range 3 104
Table 75.	I2S characteristics
Table 76.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package
	mechanical data
Table 77.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array
	package mechanical data
Table 78.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA) 112
Table 79.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat
	package mechanical data
Table 80.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball
	grid array package mechanical data116
Table 81.	TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)
Table 82.	WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale
	package mechanical data
Table 83.	WLCSP49 recommended PCB design rules (0.4 mm pitch) 121
Table 84.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data
Table 85.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data
Table 86.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat
	package mechanical data
Table 87.	Thermal characteristics
Table 88.	STM32L071xx ordering information scheme
Table 89.	Document revision history





Figure 1. STM32L071xx block diagram

DocID027101 Rev 3

2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to ARM[®] Cortex[®]-M4, including ARM[®] Cortex[®]-M3 and ARM[®] Cortex[®]-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 ultra-low-power series are the best solution for applications such as gaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.



3 Functional overview

3.1 Low-power modes

The ultra-low-power STM32L071xx support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the lowspeed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Lowpower run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in $3.5 \,\mu$ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USART/I2C/LPUART/LPTIMER wakeup events.



Table 3. Functionalities de	pending on the o	perating power su	upply range (continued)
	ponding on the o	porading portor of	appij iango (oona aaa

Operating power supply	Functionalities depending on the operating power supply range			
range	ADC operation	Dynamic voltage scaling range	I/O operation	
V _{DD} = 2.0 to 2.4 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	
V _{DD} = 2.4 to 3.6 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	

CPU frequency changes from initial to final must respect "fcpu initial <4*fcpu final". It must also respect 5
µs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2
MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.

Table / CDU freque	nev rango donondir	na on dynamic volt	and ecaling
Table 4. CFO neque	ncy range dependin	ig on uynanne von	aye scanny

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3

Table 5. Functionalities depending on the working mode(from Run/active down to standby) (1)(2)

			Low-	Low-	Stop		Standby	
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
CPU	Y		Y					
Flash memory	0	0	0	0				
RAM	Y	Y	Y	Y	Y		-	
Backup registers	Y	Y	Y	Y	Y		Y	
EEPROM	0	0	0	0	1		1	
Brown-out reset (BOR)	0	0	0	0	0	0	0	0
DMA	0	0	0	0				
Programmable Voltage Detector (PVD)	0	0	0	0	0	Ο	-	
Power-on/down reset (POR/PDR)	Y	Y	Y	Y	Y	Y	Y	Y
High Speed Internal (HSI)	0	0			(3)			



Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L071xx embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.4 Reset and supply management

3.4.1 Power supply schemes

- V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.

3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the



3.15 Communication interfaces

3.15.1 I²C bus

Up to three I²C interfaces (I2C1 and I2C3) can operate in multimaster or slave modes.

Each I²C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask) are also supported as well as programmable analog and digital noise filters.

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	 Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

Table 10. Comparison of I2C analog and digital filters

In addition, I2C1 and I2C3 provide hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1/I2C3 also have a clock domain independent from the CPU clock, allowing the I2C1/I2C3 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.

Refer to Table 11 for an overview of I2C interface features.

Table 11.	. STM32L071xx	I ² C implementation
-----------	---------------	---------------------------------

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
7-bit addressing mode	Х	Х	Х
10-bit addressing mode	Х	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	х	X ⁽²⁾	х
Independent clock	Х	-	Х
SMBus	Х	-	Х
Wakeup from STOP	Х	-	Х

1. X = supported.

2. See Table 15: STM32L071xxx pin definition on page 39 for the list of I/Os that feature Fast Mode Plus capability



3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

The four USART interfaces (USART1, USART2, USART4 and USART5) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 and USART2 also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 12 for the supported modes and features of USART interfaces.

USART modes/features ⁽¹⁾	USART1 and USART2	USART4 and USART5
Hardware flow control for modem	Х	Х
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	Х
Synchronous mode ⁽²⁾	Х	Х
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	-
LIN mode	Х	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection (4 modes)	Х	-
Driver Enable	Х	Х

Table 12. USART implementation

1. X = supported.

2. This mode allows using the USART as an SPI master.

3.15.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock. It can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame





Figure 7. STM32L071xx WLCSP49 ballout

1. The above figure shows the package top view.

2. I/O supplied by VDDIO2.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{LPBUF} ⁽⁴⁾	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V _{REFINT_DIV1} ⁽⁴⁾	1/4 reference voltage	-	24	25	26	
V _{REFINT_DIV2} ⁽⁴⁾	1/2 reference voltage	-	49	50	51	% Vrefinit
V _{REFINT_DIV3} ⁽⁴⁾	3/4 reference voltage	-	74	75	76	

Table 28. Embedded internal reference voltage⁽¹⁾ (continued)

1. Refer to *Table 40: Peripheral current consumption in Stop and Standby mode* for the value of the internal reference current consumption (I_{REFINT}).

2. Guaranteed by test in production.

3. The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.

4. Guaranteed by design.

5. Shortest sampling time can be determined in the application by multiple iterations.

6. To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 15: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 25: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled $f_{APB1} = f_{APB2} = f_{APB}$
- When PLL is on, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock applied to OSCI_IN input follows the characteristic specified in *Table 42: High-speed external user clock characteristics*
- For maximum current consumption $V_{DD} = V_{DDA} = 3.6$ V is applied to all supply pins
- For typical current consumption $V_{DD} = V_{DDA} = 3.0$ V is applied to all supply pins if not specified otherwise

The parameters given in *Table 49*, *Table 25* and *Table 26* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 25*.





Figure 18. I_{DD} vs V_{DD}, at T_A= 25 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS

Symbol	Parameter		Тур	Max (1)	Unit		
		All peripherals OFF, code executed from Flash memory, V _{DD} from 1.65 to 3.6 V	MSI clock = 65 kHz, f _{HCLK} = 32 kHz, Flash memory OFF	$T_{A} = -40$ to 25°C	4,7	-	
				$T_A = -40$ to $25^{\circ}C$	17	24	
			MSI clock = 65 kHz,	T _A = 85°C	19,5	30	
	Supply current in Low-power sleep mode		f _{HCLK} = 32 kHz	T _A = 105°C	23	47	
				T _A = 125°C	32,5	70	
			MSI clock = 65 kHz, f _{HCLK} = 65 kHz	T_A = - 40 to 25°C	17	24	
(LP Sleep)				T _A = 85°C	20	31	μA
				T _A = 105°C	23,5	47	
				T _A = 125°C	32,5	70	
				T_A = - 40 to 25°C	19,5	27	
				T _A = 55°C	20,5	28	
			MSI clock = 131kHz, fuctor = 131 kHz	T _A = 85°C	22,5	33	
				T _A = 105°C	26	50	
				T _A = 125°C	35	73	

Table 35. Current consumption in Low-power sleep mode

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.



On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on

Table 39. Peripheral current consumption in Run or Sleep mode⁽¹⁾

Peripheral		Typical consumption, V _{DD} = 3.0 V, T _A = 25 °C				
		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	CRS	2.5	2	2	2	
	I2C1	11	9.5	7.5	9	
	I2C3	11	9	7	9	
	LPTIM1	10	8.5	6.5	8	
APB1	LPUART1	8	6.5	5.5	6	
	SPI2	9	4.5	3.5	4	
	USART2	14.5	12	9.5	11	
	USART4	5	4	3	5	uA/MHz
	USART5	5	4	3	5	(f _{HCLK})
	TIM2	10.5	8.5	7	9	
	TIM3	12	10	8	11	
	TIM6	3.5	3	2.5	2	
	TIM7	3.5	3	2.5	2	
	WWDG	3	2	2	2	
	ADC1 ⁽²⁾	5.5	5	3.5	4	
	SPI1	4	3	3	2.5	
	USART1	14.5	11.5	9.5	12	
4000	TIM21	7.5	6	5	5.5	µA/MHz
AFDZ	TIM22	7	6	5	6	(f _{HCLK})
	FIREWALL	1.5	1	1	0.5	
	DBGMCU	1.5	1	1	0.5	
	SYSCFG	2.5	2	2	1.5	



Symbol	Deripheral	Typical consum	l Imit	
Symbol	Peripheral	V _{DD} =1.8 V	V _{DD} =3.0 V	
I _{DD(PVD / BOR)}	-	0.7	1.2	
I _{REFINT}	-	-	1.7	
-	LSE Low drive ⁽²⁾	0.11	0,13	
-	LSI	0.27	0.31	
-	IWDG	0.2	0.3	
-	LPTIM1, Input 100 Hz	0.01	0,01	μΑ
-	LPTIM1, Input 1 MHz	11	12	
	LPUART1	-	0,5	
-	RTC	0.16	0,3	

Table 40. Peripheral	current consumption in	Stop and Standby mode ⁽¹⁾

1. LPTIM, LPUART peripherals can operate in Stop mode but not in Standby mode.

2. LSE Low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN and OSC32_OUT.-

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 25*.

	•				
Symbol	Parameter	Conditions	Тур	Мах	Unit
t _{WUSLEEP}	Wakeup from Sleep mode	f _{HCLK} = 32 MHz	7	8	
t _{WUSLEEP_} LP	Wakeup from Low-power sleep mode, f _{HCLK} = 262 kHz	f _{HCLK} = 262 kHz Flash memory enabled	7	8	Number of clock
		f _{HCLK} = 262 kHz Flash memory switched OFF	9	10	cycles

Tabla	11			modo	wakoun	timinac
able	41.	LOW-	power	mode	wakeup	umings





Figure 26. V_{IH}/V_{IL} versus VDD (CMOS I/Os)





Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 15 mA with the non-standard V_{OL}/V_{OH} specifications given in *Table 59*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD(Σ)} (see *Table 23*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS(Σ)} (see *Table 23*).





Figure 31. Typical connection diagram using the ADC

- 1. Refer to Table 62: ADC characteristics for the values of RAIN, RADC and CADC.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 32* or *Figure 33*, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.



Figure 32. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})



6.3.18 Timer characteristics

TIM timer characteristics

The parameters given in the *Table 69* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Мах	Unit	
t crus	Timer resolution time		1	-	t _{TIMxCLK}	
res(TIM)		f _{TIMxCLK} = 32 MHz	31.25	-	ns	
f	Timer external clock frequency on CH1		0	f _{TIMxCLK} /2	MHz	
'EXT	to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz	
Res _{TIM}	Timer resolution	-		16	bit	
	16-bit counter clock period when	-	1	65536	t _{TIMxCLK}	
^t COUNTER	internal clock is selected (timer's prescaler disabled)	f _{TIMxCLK} = 32 MHz	0.0312	2048	μs	
+	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}	
'MAX_COUNT		f _{TIMxCLK} = 32 MHz	-	134.2	s	

Table 69. TIMx characteristics⁽¹⁾

1. TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

6.3.19 Communications interfaces

I²C interface characteristics

The I^2C interface meets the timings requirements of the I^2C -bus specification and user manual rev. 03 for:

- Standard-mode (Sm) : with a bit rate up to 100 kbit/s
- Fast-mode (Fm) : with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s.

The I²C timing requirements are guaranteed by design when the I²C peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to *Section 6.3.13: I/O port characteristics* for the I2C I/Os characteristics).

All I²C SDA and SCL I/Os embed an analog filter (see *Table 70* for the analog filter characteristics).



7.5 WLCSP49 package information



Figure 50. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.



Device marking for UFQFPN32

The following figure gives an example of topside marking versus pin 1 position identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



Date	Revision	Changes
22-Mar-2016	3	Updated number of SPIs on cover page and in <i>Table 2: Ultra-low-power STM32L071xx device features and peripheral counts.</i> Changed minimum comparator supply voltage to 1.65 V on cover page. Added number of fast and standard channels in <i>Section 3.11:</i> <i>Analog-to-digital converter (ADC).</i> Updated <i>Section 3.15.2: Universal synchronous/asynchronous</i> <i>receiver transmitter (USART)</i> and <i>Section 3.15.4: Serial</i> <i>peripheral interface (SPI)/Inter-integrated sound (I2S)</i> to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces. Added baudrate allowing to wake up the MCU from Stop mode in <i>Section 3.15.2: Universal synchronous/asynchronous receiver</i> <i>transmitter (USART)</i> and <i>Section 3.15.3: Low-power universal</i> <i>asynchronous receiver transmitter (LPUART)</i> . Changed V _{DDA} minimum value to 1.65 V in <i>Table 25: General</i> <i>operating conditions.</i> <i>Section 6.3.15: 12-bit ADC characteristics:</i> – <i>Table 62: ADC characteristics:</i> Distinction made between V _{DDA} for fast and standard channels; added note 1. Added note 4. related to R _{ADC} . Updated f _{TRIG} and V _{AIN} maximum value. Updated t _S and t _{CONV} . Added V _{REF+} . – Updated equation 1 description. – Updated <i>Table 63: RAIN max for fADC = 16 MHz</i> for f _{ADC} = 16 MHz and distinction made between fast and standard channels.

Table 89. Document revision history

