



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 32MHz |
| Connectivity | I²C, IrDA, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT |
| Number of I/O | 84 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 6K x 8 |
| RAM Size | 20K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 3.6V |
| Data Converters | A/D 16x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l071vbt6 |

Contents

| | | |
|----------|--|-----------|
| 1 | Introduction | 9 |
| 2 | Description | 10 |
| 2.1 | Device overview | 11 |
| 2.2 | Ultra-low-power device continuum | 13 |
| 3 | Functional overview | 14 |
| 3.1 | Low-power modes | 14 |
| 3.2 | Interconnect matrix | 18 |
| 3.3 | ARM® Cortex®-M0+ core with MPU | 19 |
| 3.4 | Reset and supply management | 20 |
| 3.4.1 | Power supply schemes | 20 |
| 3.4.2 | Power supply supervisor | 20 |
| 3.4.3 | Voltage regulator | 21 |
| 3.5 | Clock management | 21 |
| 3.6 | Low-power real-time clock and backup registers | 24 |
| 3.7 | General-purpose inputs/outputs (GPIOs) | 24 |
| 3.8 | Memories | 25 |
| 3.9 | Boot modes | 25 |
| 3.10 | Direct memory access (DMA) | 26 |
| 3.11 | Analog-to-digital converter (ADC) | 26 |
| 3.12 | Temperature sensor | 26 |
| 3.12.1 | Internal voltage reference (V_{REFINT}) | 27 |
| 3.13 | Ultra-low-power comparators and reference voltage | 27 |
| 3.14 | Timers and watchdogs | 28 |
| 3.14.1 | General-purpose timers (TIM2, TIM3, TIM21 and TIM22) | 28 |
| 3.14.2 | Low-power Timer (LPTIM) | 29 |
| 3.14.3 | Basic timer (TIM6, TIM7) | 29 |
| 3.14.4 | SysTick timer | 29 |
| 3.14.5 | Independent watchdog (IWDG) | 29 |
| 3.14.6 | Window watchdog (WWDG) | 29 |
| 3.15 | Communication interfaces | 30 |

| | | |
|----------|--|-----------|
| 3.15.1 | I2C bus | 30 |
| 3.15.2 | Universal synchronous/asynchronous receiver transmitter (USART) . . | 31 |
| 3.15.3 | Low-power universal asynchronous receiver transmitter (LPUART) . . | 31 |
| 3.15.4 | Serial peripheral interface (SPI)/Inter-integrated sound (I2S) | 32 |
| 3.16 | Cyclic redundancy check (CRC) calculation unit | 32 |
| 3.17 | Serial wire debug port (SW-DP) | 32 |
| 4 | Pin descriptions | 33 |
| 5 | Memory mapping | 52 |
| 6 | Electrical characteristics | 53 |
| 6.1 | Parameter conditions | 53 |
| 6.1.1 | Minimum and maximum values | 53 |
| 6.1.2 | Typical values | 53 |
| 6.1.3 | Typical curves | 53 |
| 6.1.4 | Loading capacitor | 53 |
| 6.1.5 | Pin input voltage | 53 |
| 6.1.6 | Power supply scheme | 54 |
| 6.1.7 | Current consumption measurement | 54 |
| 6.2 | Absolute maximum ratings | 55 |
| 6.3 | Operating conditions | 57 |
| 6.3.1 | General operating conditions | 57 |
| 6.3.2 | Embedded reset and power control block characteristics | 59 |
| 6.3.3 | Embedded internal reference voltage | 60 |
| 6.3.4 | Supply current characteristics | 61 |
| 6.3.5 | Wakeup time from low-power mode | 73 |
| 6.3.6 | External clock source characteristics | 75 |
| 6.3.7 | Internal clock source characteristics | 79 |
| 6.3.8 | PLL characteristics | 82 |
| 6.3.9 | Memory characteristics | 82 |
| 6.3.10 | EMC characteristics | 83 |
| 6.3.11 | Electrical sensitivity characteristics | 86 |
| 6.3.12 | I/O current injection characteristics | 87 |
| 6.3.13 | I/O port characteristics | 88 |
| 6.3.14 | NRST pin characteristics | 92 |
| 6.3.15 | 12-bit ADC characteristics | 93 |

| | | |
|-----------|--|-----|
| Table 45. | LSE oscillator characteristics | 78 |
| Table 46. | 16 MHz HSI16 oscillator characteristics | 79 |
| Table 47. | LSI oscillator characteristics | 80 |
| Table 48. | MSI oscillator characteristics | 80 |
| Table 49. | PLL characteristics | 82 |
| Table 50. | RAM and hardware registers | 82 |
| Table 51. | Flash memory and data EEPROM characteristics | 82 |
| Table 52. | Flash memory and data EEPROM endurance and retention | 83 |
| Table 53. | EMS characteristics | 84 |
| Table 54. | EMI characteristics | 85 |
| Table 55. | ESD absolute maximum ratings | 86 |
| Table 56. | Electrical sensitivities | 86 |
| Table 57. | I/O current injection susceptibility | 87 |
| Table 58. | I/O static characteristics | 88 |
| Table 59. | Output voltage characteristics | 90 |
| Table 60. | I/O AC characteristics | 91 |
| Table 61. | NRST pin characteristics | 92 |
| Table 62. | ADC characteristics | 93 |
| Table 63. | R_{AIN} max for $f_{ADC} = 16$ MHz | 95 |
| Table 64. | ADC accuracy | 95 |
| Table 65. | Temperature sensor calibration values | 98 |
| Table 66. | Temperature sensor characteristics | 98 |
| Table 67. | Comparator 1 characteristics | 99 |
| Table 68. | Comparator 2 characteristics | 99 |
| Table 69. | TIMx characteristics | 100 |
| Table 70. | I2C analog filter characteristics | 101 |
| Table 71. | USART/LPUART characteristics | 101 |
| Table 72. | SPI characteristics in voltage Range 1 | 102 |
| Table 73. | SPI characteristics in voltage Range 2 | 103 |
| Table 74. | SPI characteristics in voltage Range 3 | 104 |
| Table 75. | I2S characteristics | 106 |
| Table 76. | LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data | 109 |
| Table 77. | UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data | 111 |
| Table 78. | UFBGA100 recommended PCB design rules (0.5 mm pitch BGA) | 112 |
| Table 79. | LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data | 113 |
| Table 80. | TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data | 116 |
| Table 81. | TFBGA64 recommended PCB design rules (0.5 mm pitch BGA) | 117 |
| Table 82. | WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale package mechanical data | 120 |
| Table 83. | WLCSP49 recommended PCB design rules (0.4 mm pitch) | 121 |
| Table 84. | LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data | 123 |
| Table 85. | LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data | 126 |
| Table 86. | UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data | 129 |
| Table 87. | Thermal characteristics | 131 |
| Table 88. | STM32L071xx ordering information scheme | 133 |
| Table 89. | Document revision history | 134 |

Figure 1. STM32L071xx block diagram




Table 6. STM32L0xx peripherals interconnect matrix (continued)

| Interconnect source | Interconnect destination | Interconnect action | Run | Sleep | Low-power run | Low-power sleep | Stop |
|---------------------|--------------------------|--|-----|-------|---------------|-----------------|------|
| RTC | TIM21 | Timer triggered by Auto wake-up | Y | Y | Y | Y | - |
| | LPTIM | Timer triggered by RTC event | Y | Y | Y | Y | Y |
| All clock source | TIMx | Clock source used as input channel for RC measurement and trimming | Y | Y | Y | Y | - |
| GPIO | TIMx | Timer input channel and trigger | Y | Y | Y | Y | - |
| | LPTIM | Timer input channel and trigger | Y | Y | Y | Y | Y |
| | ADC | Conversion trigger | Y | Y | Y | Y | - |

3.3 ARM® Cortex®-M0+ core with MPU

The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded ARM core, the STM32L071xx are compatible with all ARM tools and software.

Figure 2. Clock tree






Figure 8. STM32L071xx LQFP48 pinout - 7 x 7 mm

1. The above figure shows the package top view.
2. I/O supplied by VDDIO2.

Figure 9. STM32L071xx LQFP32 pinout

1. The above figure shows the package top view.

Low-speed internal (LSI) RC oscillator

Table 47. LSI oscillator characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
|---------------------|--|-----|-----|-----|---------------|
| $f_{LSI}^{(1)}$ | LSI frequency | 26 | 38 | 56 | kHz |
| $D_{LSI}^{(2)}$ | LSI oscillator frequency drift $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ | -10 | - | 4 | % |
| $t_{su(LSI)}^{(3)}$ | LSI oscillator startup time | - | - | 200 | μs |
| $I_{DD(LSI)}^{(3)}$ | LSI oscillator power consumption | - | 400 | 510 | nA |

1. Guaranteed by test in production.
2. This is a deviation for an individual part, once the initial frequency has been measured.
3. Guaranteed by design.

Multi-speed internal (MSI) RC oscillator

Table 48. MSI oscillator characteristics


| Symbol | Parameter | Condition | Typ | Max | Unit |
|-----------------------|--|-------------|-----------|-----|------|
| f_{MSI} | Frequency after factory calibration, done at $V_{DD} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$ | MSI range 0 | 65.5 | - | kHz |
| | | MSI range 1 | 131 | - | |
| | | MSI range 2 | 262 | - | |
| | | MSI range 3 | 524 | - | |
| | | MSI range 4 | 1.05 | - | MHz |
| | | MSI range 5 | 2.1 | - | |
| | | MSI range 6 | 4.2 | - | |
| ACC_{MSI} | Frequency error after factory calibration | - | ± 0.5 | - | % |
| $D_{TEMP(MSI)}^{(1)}$ | MSI oscillator frequency drift $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ | - | ± 3 | - | % |
| | MSI range 0 | - 8.9 | +7.0 | | |
| | MSI range 1 | - 7.1 | +5.0 | | |
| | MSI range 2 | - 6.4 | +4.0 | | |
| | MSI range 3 | - 6.2 | +3.0 | | |
| | MSI range 4 | - 5.2 | +3.0 | | |
| | MSI range 5 | - 4.8 | +2.0 | | |
| | MSI range 6 | - 4.7 | +2.0 | | |
| $D_{VOLT(MSI)}^{(1)}$ | MSI oscillator frequency drift $1.65 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$, $T_A = 25^{\circ}\text{C}$ | - | - | 2.5 | %/V |

Table 48. MSI oscillator characteristics (continued)

| Symbol | Parameter | Condition | Typ | Max | Unit |
|-----------------------|------------------------------------|------------------------------------|------|-----|---------|
| $I_{DD(MSI)}^{(2)}$ | MSI oscillator power consumption | MSI range 0 | 0.75 | - | μA |
| | | MSI range 1 | 1 | - | |
| | | MSI range 2 | 1.5 | - | |
| | | MSI range 3 | 2.5 | - | |
| | | MSI range 4 | 4.5 | - | |
| | | MSI range 5 | 8 | - | |
| | | MSI range 6 | 15 | - | |
| $t_{SU(MSI)}$ | MSI oscillator startup time | MSI range 0 | 30 | - | μs |
| | | MSI range 1 | 20 | - | |
| | | MSI range 2 | 15 | - | |
| | | MSI range 3 | 10 | - | |
| | | MSI range 4 | 6 | - | |
| | | MSI range 5 | 5 | - | |
| | | MSI range 6, Voltage range 1 and 2 | 3.5 | - | |
| | | MSI range 6, Voltage range 3 | 5 | - | |
| $t_{STAB(MSI)}^{(2)}$ | MSI oscillator stabilization time | MSI range 0 | - | 40 | μs |
| | | MSI range 1 | - | 20 | |
| | | MSI range 2 | - | 10 | |
| | | MSI range 3 | - | 4 | |
| | | MSI range 4 | - | 2.5 | |
| | | MSI range 5 | - | 2 | |
| | | MSI range 6, Voltage range 1 and 2 | - | 2 | |
| | | MSI range 3, Voltage range 3 | - | 3 | |
| $f_{OVER(MSI)}$ | MSI oscillator frequency overshoot | Any range to range 5 | - | 4 | MHz |
| | | Any range to range 6 | - | 6 | |

1. This is a deviation for an individual part, once the initial frequency has been measured.

2. Guaranteed by characterization results.

Figure 28. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} , except when it is internally driven low (see [Table 61](#)).


Unless otherwise specified, the parameters given in [Table 61](#) are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 25](#).

Table 61. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------------|---|--|----------|--------------------|----------|------------|
| $V_{IL(NRST)}^{(1)}$ | NRST input low level voltage | - | V_{SS} | - | 0.8 | V |
| $V_{IH(NRST)}^{(1)}$ | NRST input high level voltage | - | 1.4 | - | V_{DD} | |
| $V_{OL(NRST)}^{(1)}$ | NRST output low level voltage | $I_{OL} = 2 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$ | - | - | 0.4 | |
| | | $I_{OL} = 1.5 \text{ mA}$ $1.65 \text{ V} < V_{DD} < 2.7 \text{ V}$ | - | - | | |
| $V_{hys(NRST)}^{(1)}$ | NRST Schmitt trigger voltage hysteresis | - | - | $10\%V_{DD}^{(2)}$ | - | mV |
| R_{PU} | Weak pull-up equivalent resistor ⁽³⁾ | $V_{IN} = V_{SS}$ | 30 | 45 | 60 | k Ω |
| $V_{F(NRST)}^{(1)}$ | NRST input filtered pulse | - | - | - | 50 | ns |
| $V_{NF(NRST)}^{(1)}$ | NRST input not filtered pulse | - | 350 | - | - | ns |

1. Guaranteed by design.
2. 200 mV minimum value
3. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.


Figure 31. Typical connection diagram using the ADC



1. Refer to [Table 62: ADC characteristics](#) for the values of R_{AIN} , R_{ADC} and C_{ADC} .
2. $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.


General PCB design guidelines

Power supply decoupling should be performed as shown in [Figure 32](#) or [Figure 33](#), depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

Figure 32. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})

7.2 UFBGA100 package information

Figure 42. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 77. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | - | - | 0.600 | - | - | 0.0236 |
| A1 | - | - | 0.110 | - | - | 0.0043 |
| A2 | - | 0.450 | - | - | 0.0177 | - |
| A3 | - | 0.130 | - | - | 0.0051 | 0.0094 |
| A4 | - | 0.320 | - | - | 0.0126 | - |
| b | 0.240 | 0.290 | 0.340 | 0.0094 | 0.0114 | 0.0134 |
| D | 6.850 | 7.000 | 7.150 | 0.2697 | 0.2756 | 0.2815 |
| D1 | - | 5.500 | - | - | 0.2165 | - |
| E | 6.850 | 7.000 | 7.150 | 0.2697 | 0.2756 | 0.2815 |
| E1 | - | 5.500 | - | - | 0.2165 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| Z | - | 0.750 | - | - | 0.0295 | - |

Table 77. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)

| Symbol | millimeters | | | inches⁽¹⁾ | | |
|---------------|--------------------|-------------|-------------|-----------------------------|-------------|-------------|
| | Min. | Typ. | Max. | Min. | Typ. | Max. |
| ddd | - | - | 0.080 | - | - | 0.0031 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 43. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint





Table 78. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)

| Dimension | Recommended values |
|-------------------|--|
| Pitch | 0.5 |
| Dpad | 0.280 mm |
| Dsm | 0.370 mm typ. (depends on the soldermask registration tolerance) |
| Stencil opening | 0.280 mm |
| Stencil thickness | Between 0.100 mm and 0.125 mm |

Table 80. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data (continued)

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min | Typ | Max | Min | Typ | Max |
| e | - | 0.500 | - | - | 0.0197 | - |
| F | - | 0.750 | - | - | 0.0295 | - |
| ddd | - | - | 0.080 | - | - | 0.0031 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 48. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array recommended footprint

MS18965V2

Table 81. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)


| Dimension | Recommended values |
|--------------|---|
| Pitch | 0.5 |
| Dpad | 0.27 mm |
| Dsm | 0.35 mm typ. (depends on the soldermask registration tolerance) |
| Solder paste | 0.27 mm aperture diameter. |

Note: Non solder mask defined (NSMD) pads are recommended.

4 to 6 mils solder paste screen printing process.

7.5 WLCSP49 package information

Figure 50. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale package outline




1. Drawing is not to scale.

Table 83. WLCSP49 recommended PCB design rules (0.4 mm pitch)


| Dimension | Recommended values |
|----------------|--|
| Pitch | 0.4 |
| Dpad | 260 µm max. (circular) |
| | 220 µm recommended |
| Dsm | 300 µm min. (for 260 µm diameter pad) |
| PCB pad design | Non-solder mask defined via underbump allowed. |

Device marking for WLCSP49

The following figure gives an example of topside marking versus ball A 1 position identifier location.

Figure 52. WLCSP49 marking example (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Figure 54. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint

1. Dimensions are expressed in millimeters.

Device marking for LQFP48

The following figure gives an example of topside marking versus pin 1 position identifier location.


Figure 55. LQFP48 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Device marking for UFQFPN32

The following figure gives an example of topside marking versus pin 1 position identifier location.

Figure 61. UFQFPN32 marking example (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

9 Revision history

Table 89. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 02-Sep-2015 | 1 | <p>Initial release</p> |
| 26-Oct-2015 | 2 | <p>Changed confidentiality level to public.</p> <p>Updated datasheet status to “production data”.</p> <p>Modified ultra-low-power platform features on cover page.</p> <p>In Table 15: STM32L071xxx pin definition:</p> <ul style="list-style-type: none">– changed pin name to VDDIO2 for the following pins: UFQFPN32 pin 24, LQFP48 pin 36, LQFP64 pin 48, UFBGA64 pin E5, WLCSP49 pin A1, LQFP100 pin 75 and UFBGA100 pin G11.– Added note related to UFQFPN32. <p>In Section 6: Electrical characteristics, updated notes related to values guaranteed by characterization.</p> <p>Updated ΔV_{SS} definition to include V_{REF}. in Table 22: Voltage characteristics.</p> <p>Updated f_{TRIG} and V_{AIN} maximum value, added V_{REF+} and V_{REF-} in Table 62: ADC characteristics.</p> <p>Added Section : Device marking for LQFP100.</p> <p>Updated Figure 42: UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline and Table 76: LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data.</p> <p>Added Section : Device marking for LQFP100, Section : Device marking for LQFP64, Section : Device marking for TFBGA64 and Section : Device marking for WLCSP49.</p> <p>Updated Figure 55: LQFP48 marking example (package top view).</p> |

Table 89. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 22-Mar-2016 | 3 | <p>Updated number of SPIs on cover page and in Table 2: Ultra-low-power STM32L071xx device features and peripheral counts.</p> <p>Changed minimum comparator supply voltage to 1.65 V on cover page.</p> <p>Added number of fast and standard channels in Section 3.11: Analog-to-digital converter (ADC).</p> <p>Updated Section 3.15.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.15.4: Serial peripheral interface (SPI)/Inter-integrated sound (I2S) to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces.</p> <p>Added baudrate allowing to wake up the MCU from Stop mode in Section 3.15.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.15.3: Low-power universal asynchronous receiver transmitter (LPUART).</p> <p>Changed V_{DDA} minimum value to 1.65 V in Table 25: General operating conditions.</p> <p>Section 6.3.15: 12-bit ADC characteristics:</p> <ul style="list-style-type: none"> – Table 62: ADC characteristics: Distinction made between V_{DDA} for fast and standard channels; added note 1. – Added note 4. related to R_{ADC}. – Updated f_{TRIG} and V_{AIN} maximum value. – Updated t_S and t_{CONV}. – Added V_{REF+}. – Updated equation 1 description. – Updated Table 63: RAIN max for fADC = 16 MHz for $f_{ADC} = 16$ MHz and distinction made between fast and standard channels. <p>Added Table 71: USART/LPUART characteristics.</p> |