



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f27k40-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 4.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM is enabled by setting the FCMEN bit in the Configuration Words. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, ECL/M/H and Secondary Oscillator).

FIGURE 4-9: FSCM BLOCK DIAGRAM



### 4.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 4-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

#### 4.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM overwrites the COSC bits to select HFINTOSC (3'b110). The frequency of HFINTOSC would be determined by the previous state of the HFFRQ bits and the NDIV/CDIV bits. The bit flag OSCFIF of the PIR1 register is set. Setting this flag will generate an interrupt if the OSCFIE bit of the PIE1 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation, by writing to the NOSC and NDIV bits of the OSCCON1 register.

#### 4.5.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the NOSC and NDIV bits of the OSCCON1 register. When switching to the external oscillator or PLL, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON1. When the OST times out, the Fail-Safe condition is cleared after successfully switching to the external clock source. The OSCFIF bit should be cleared prior to switching to the external clock source. If the Fail-Safe condition still exists, the OSCFIF flag will again become set by hardware.

#### 6.2.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. Low-Power Brown-Out Reset (LPBOR), if enabled
- 4. POR Reset
- 5. Windowed Watchdog Timer, if enabled
- 6. All interrupt sources except clock switch interrupt can wake-up the part.

The first five events will cause a device Reset. The last one event is considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 8.13 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 2) is prefetched. For the device to wake-up through an interrupt event, the corresponding Interrupt Enable bit must be enabled, as well as the Peripheral Interrupt Enable bit (PEIE = 1), for every interrupt not in PIRO. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes-up from Sleep, regardless of the source of wake-up.

Upon a wake from a Sleep event, the core will wait for a combination of three conditions before beginning execution. The conditions are:

- · PFM Ready
- COSC-Selected Oscillator Ready
- BOR Ready (unless BOR is disabled)

#### 6.2.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source, with the exception of the clock switch interrupt, has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared
- If the interrupt occurs **during or after** the execution of a SLEEP instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

### 9.0 WINDOWED WATCHDOG TIMER (WWDT)

The Watchdog Timer (WDT) is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events. The Windowed Watchdog Timer (WWDT) differs in that CLRWDT instructions are only accepted when they are performed within a specific window during the time-out period.

The WWDT has the following features:

- Selectable clock source
- Multiple operating modes
  - WWDT is always on
  - WWDT is off when in Sleep
  - WWDT is controlled by software
  - WWDT is always off
- Configurable time-out period is from 1 ms to 256s (nominal)
- Configurable window size from 12.5% to 100% of the time-out period
- Multiple Reset conditions

				•			
R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
		WDTTMR<4:0>			STATE	PSCNT	<17:16>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	pit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ired				

#### REGISTER 9-5: WDTTMR: WDT TIMER REGISTER (READ-ONLY)

bit 7-3 WDTTMR<4:0>: Watchdog Window Value bits

	WDT Win	dow State	Open Bereant
WINDOW	Closed	Open	Open Percent
111	N/A	00000-11111	100
110	00000-00011	00100-11111	87.5
101	00000-00111	01000-11111	75
100	00000-01011	01100-11111	62.5
011	00000-01111	10000-11111	50
010	00000-10011	10100-11111	37.5
001	00000-10111	11000-11111	25
000	00000-11011	11100-11111	12.5

bit 2 STATE: WDT Armed Status bit

1 = WDT is armed

0 = WDT is not armed

#### bit 1-0 **PSCNT<17:16>:** Prescale Select Upper Byte bits<sup>(1)</sup>

**Note 1:** The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
		TMR6IP	TMR5IP	TMR4IP	TMR3IP	TMR2IP	TMR1IP
bit 7			I		I	1	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-6 bit 5 bit 4	Unimplement TMR6IP: TMF 1 = High prio 0 = Low prior TMR5IP: TMF 1 = High prio 0 = Low prior	ted: Read as ' R6 to PR6 Mate rity R5 Overflow In rity rity	<sup>0'</sup> ch Interrupt Pr terrupt Priority	iority bit / bit			
bit 3	<b>TMR4IP:</b> TMF 1 = High prio 0 = Low prior	R4 to PR4 Mate rity rity	ch Interrupt Pr	iority bit			
bit 2	<b>TMR3IP:</b> TMF 1 = High prio 0 = Low prior	R3 Overflow In rity rity	terrupt Priority	' bit			
bit 1	<b>TMR2IP:</b> TMF 1 = High prio 0 = Low prior	R2 to PR2 Mate rity rity	ch Interrupt Pr	riority bit			
bit 0	<b>TMR1IP:</b> TMF 1 = High prio 0 = Low prior	R1 Overflow In rity rity	terrupt Priority	' bit			

#### REGISTER 14-22: IPR4: PERIPHERAL INTERRUPT PRIORITY REGISTER 4

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
ODCx7	ODCx6	ODCx5	ODCx4	ODCx3	ODCx2	ODCx1	ODCx0				
bit 7 bit C											
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
'1' = Bit is set '0' = Bit is cleared x = Bit is unknown											
-n/n = Value at POR and BOR/Value at all other Resets											

#### REGISTER 15-6: ODCONx: OPEN-DRAIN CONTROL REGISTER

bit 7-0

ODCx<7:0>: Open-Drain Configuration on Pins Rx<7:0>

1 = Output drives only low-going signals (sink current only)

0 = Output drives both high-going and low-going signals (source and sink current)

	Dev	vice								
Name	28 Pins	40/44 Pins	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ODCONA	Х	Х	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0
ODCONB	Х	Х	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0
ODCONC	Х	Х	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0
ODCOND	Х		_	_	_	-	_	_	_	_
		Х	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0
ODCONE	Х		_	_	_	—	_	_	_	_
		Х	_	_	_	_	_	ODCE2	ODCE1	ODCE0

#### TABLE 15-7:OPEN-DRAIN CONTROL REGISTERS





#### 19.2 Timer1/3/5 Operation

The Timer1/3/5 module is a 16-bit incrementing counter which is accessed through the TMRxH:TMRxL register pair. Writes to TMRxH or TMRxL directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1/3/5 is enabled by configuring the ON and GE bits in the TxCON and TxGCON registers, respectively. Table 19-2 displays the Timer1/3/5 enable selections.

### TABLE 19-2:TIMER1/3/5 ENABLESELECTIONS

ON	GE	Timer1/3/5 Operation
1	1	Count Enabled
1	0	Always On
0	1	Off
0	0	Off

### 19.3 Clock Source Selection

The CS<3:0> bits of the TMRxCLK register (Register 19-3) are used to select the clock source for Timer1/3/5. The four TMRxCLK bits allow the selection of several possible synchronous and asynchronous clock sources. Register 19-3 displays the clock source selections.

#### 19.3.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMRxH:TMRxL register pair will increment on multiples of Fosc as determined by the Timer1/3/5 prescaler.

When the Fosc internal clock source is selected, the Timer1/3/5 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1/3/5 value. To utilize the full resolution of Timer1/3/5, an asynchronous input signal must be used to gate the Timer1/3/5 clock input.

The following asynchronous sources may be used at the Timer1/3/5 gate:

- · Asynchronous event on the TxGPPS pin
- TMR0OUT
- TMR1/3/5OUT (excluding the TMR for which it is being used)
- TMR 2/4/6OUT (post-scaled)
- CCP1/2OUT
- PWM3/4OUT
- CMP1/2OUT
- ZCDOUT

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge after any one or
	more of the following conditions:

- Timer1/3/5 enabled after POR
- Write to TMRxH or TMRxL
- Timer1/3/5 is disabled
- Timer1/3/5 is disabled (TMRxON = 0) when TxCKI is high then Timer1/3/5 is enabled (TMRxON = 1) when TxCKI is low.

#### 19.3.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1/3/5 module may work as a timer or a counter.

When enabled to count, Timer1/3/5 is incremented on the rising edge of the external clock input of the TxCKIPPS pin. This external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated secondary internal oscillator circuit.

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			CCPR	x<15:8>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable I	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

### REGISTER 21-5: CCPRxH: CCPx REGISTER HIGH BYTE

bit 7-0	MODE = Capture Mode:				
	CCPRxH<7:0>: MSB of captured TMR1 value				
	MODE = Compare Mode:				
	CCPRxH<7:0>: MSB compared to TMR1 value				
	MODE = PWM Mode && FMT = 0:				
	CCPRxH<7:2>: Not used				
	CCPRxH<1:0>: CCPW<9:8> - Pulse-Width MS 2 bits				
	MODE = PWM Mode && FMT = 1:				
	CCPRxH<7:0>: CCPW<9:2> - Pulse-Width MS 8 bits				

### 25.2 DSM Operation

The DSM module can be enabled by setting the MDEN bit in the MDCON0 register. Clearing the MDEN bit in the MDCON0 register, disables the DSM module output and switches the carrier high and carrier low signals to the default option of MDCARHPPS and MDCARLPPS, respectively. The modulator signal source is also switched to the MDBIT in the MDCON0 register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the MDEN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the MDEN bit is set and the DSM module is again enabled and active.

The modulated output signal can be disabled without shutting down the DSM module. The DSM module will remain active and continue to mix signals, but the output value will not be sent to the DSM pin. During the time that the output is disabled, the DSM pin will remain low. The modulated output can be disabled by clearing the MDEN bit in the MDCON register.

### 25.3 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- · External signal on pin selected by MDSRCPPS
- MDBIT bit in the MDCON0 register
- CCP1/2 Output
- PWM3/4 Output
- Comparator C1/C2 Output
- EUSART RX Signal
- EUSART TX Signal
- MSSP SDO Signal (SPI Mode Only)

The modulator signal is selected by configuring the MDSRCS<3:0> bits in the MDSRC register.

#### 25.4 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- External signal on pin selected by MDCARHPPS/ MDCARLPPS
- Fosc (system clock)
- HFINTOSC
- Reference Clock Module Signal
- CCP1/2 Output Signal
- PWM3/4 Output

The carrier high signal is selected by configuring the MDCHS<2:0> bits in the MDCARH register. The carrier low signal is selected by configuring the MDCLS<2:0> bits in the MDCARL register.

#### 25.5 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal is enabled by setting the MDCHSYNC bit in the MDCON1 register. Synchronization for the carrier low signal is enabled by setting the MDCLSYNC bit in the MDCON1 register.

Figure 25-2 through Figure 25-6 show timing diagrams of using various synchronization methods.

#### **29.4 ADC Acquisition Time**

To ensure accurate temperature measurements, the user must wait at least 200  $\mu$ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200  $\mu$ s between consecutive conversions of the temperature indicator output.

#### TABLE 29-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDFVI	R<1:0>	1:0> ADFVR<1:0>		423

Legend: — = Unimplemented location, read as '0'. Shaded cells are unused by the temperature indicator module.





© 2016-2017 Microchip Technology Inc.

BNC	;	Branch if	Not Carry		BNN	I	Branch if	Not Negativ	'e	
Synta	ax:	BNC n			Synta	ax:	BNN n			
Oper	ands:	-128 ≤ n ≤ 1	127		Oper	ands:	-128 ≤ n ≤ 1	127		
Oper	ation:	if CARRY b (PC) + 2 + 2	it is '0' 2n → PC		Oper	ation:	if NEGATIV (PC) + 2 + 2	if NEGATIVE bit is '0' (PC) + 2 + 2n $\rightarrow$ PC		
Statu	s Affected:	None			Statu	s Affected:	None			
Enco	ding:	1110	0011 nnr	nn nnnn	Enco	ding:	1110	0111 nnr	nn nnnn	
Desc	ription:	If the CARR will branch. The 2's con added to the incrementer instruction, PC + 2 + 2r 2-cycle inst	Y bit is '0', the nplement num e PC. Since th d to fetch the r the new addre n. This instruct ruction.	n the program ber '2n' is e PC will have next ess will be tion is then a	Desc	ription:	If the NEGATIVE bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will incremented to fetch the next instruction, the new address will be $PC + 2 + 2n$ . This instruction is the 2-cycle instruction.			
Word	ls:	1			Word	ls:	1			
Cycle	es:	1(2)			Cycle	es:	1(2)			
Q C If Ju	ycle Activity:				Q C If Ju	ycle Activity: mp:				
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC	
	No	No	No	No		No	No	No	No	
	operation	operation	operation	operation	]	operation	operation	operation	operation	
If No	o Jump:				lf No	o Jump:				
	Q1	Q2	Q3	Q4	1	Q1	Q2	Q3	Q4	
	Decode	Read literal	Process	No		Decode	Read literal	Process	No	
<u>Exar</u>	nple:	HERE	BNC Jump	operation	<u>Exan</u>	nple:	HERE	BNN Jump	operation	
	Before Instruc	tion				Before Instruc	ction			
	PC After Instructio If CARR	= ad on Y = 0;	dress (HERE	)		PC After Instructio If NEGA	= ade on TIVE = 0;	dress (HERE	)	
	PC If CARR PC	= ad Y = 1; = ad	dress (Jump) dress (HERE	+ 2)		PC If NEGA PC	= ado TIVE = 1; = ado	dress (Jump) dress (HERE	) + 2)	

CLRF	Clear f	CLRWDT	Clear Watchdog Timer
Syntax:	CLRF f {,a}	Syntax:	CLRWDT
Operands:	$0 \leq f \leq 255$	Operands:	None
	a ∈ [0,1]	Operation:	000h $\rightarrow$ WDT,
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$		$\begin{array}{l} 000h \rightarrow \text{WDT postscaler,} \\ 1 \rightarrow \text{TO,} \\ 1 \rightarrow \overline{\text{TO}}, \end{array}$
Status Affected:	Z		$1 \rightarrow PD$
Encoding:	0110 101a ffff ffff	Status Affected:	IO, PD
Description:	Clears the contents of the specified	Encoding:	0000 0000 0000 0100
	register.	Description:	CLRWDT instruction resets the
	If a is 0, the Access Bank is selected.		scaler of the WDT. Status bits. TO and
	GPR bank.		PD, are set.
	If 'a' is '0' and the extended instruction	Words:	1
	set is enabled, this instruction operates in Indexed Literal Offset Addressing	Cycles:	1
	mode whenever $f \le 95$ (5Fh). See <b>Sec</b> -	Q Cvcle Activity:	
	tion 35.2.3 "Byte-Oriented and Bit-	Q1	Q2 Q3 Q4
	eral Offset Mode" for details.	Decode	No Process No
Words:	1		operation Data operation
Cycles:	1	Evenale	
O Cycle Activity		Example:	CLRWDT
Q1	Q2 Q3 Q4	WDT Co	ition unter = ?
Decode	Read Process Write	After Instructio	on
	register 'f' Data register 'f'	WDT Co	unter = 00h
		TO	= 1
Example:	CLRF FLAG_REG, 1	PD	= 1
Before Instruc	tion		
FLAG_R	EG = 5Ah		
FLAG_R	EG = 00h		

CPF	SEQ	Compare	f with W, sk	ip if f = W			
Synta	ax:	CPFSEQ	f {,a}				
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0.1]				
Oper	ation:	(f) – (W), skip if (f) = ( (unsigned c	(W) comparison)				
Statu	is Affected:	None					
Enco	oding:	0110	001a fff	f ffff			
Desc	ription:	Compares to location 'f to performing If 'f' = W, the discarded as instead, mas instruction. If 'a' is '0', the If 'a' is '0', the If 'a' is '0', the GPR bank. If 'a' is '0' as set is enable in Indexed I mode when tion 35.2.3 Oriented In	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f $\leq$ 95 (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Literal				
		eral Offset	Mode" for det	alls.			
Word	ls:	1					
QC	vcle Activitv:	Note: 3 cy by a	ycles if skip an a 2-word instru	d followed Iction.			
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
		register 'f'	Data	operation			
lf sk	ip: O1	02	03	04			
	No	No	No	No			
	operation	operation	operation	operation			
lf sk	ip and followed	d by 2-word in:	struction:	04			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exan</u>	nple:	HERE NEQUAL EQUAL	CPFSEQ REG : :	·, 0			
	Before Instruc	tion					
	PC Addre	ess = HE	RE				
	W	= ?					
	REG After Instructio	= <u>?</u>					
	If RFG	= \\\/·					
	PC	= Ad	dress (EQUAI	L)			
	lf REG PC	≠ W; = Ad	dress (NEQUA	AL)			

Compare f with W, skip if f > W				
CPFSGT	f {,a}			
0 ≤ f ≤ 255 a ∈ [0,1]				
(f) – (W), skip if (f) > ( (unsigned c	(W) comparison)			
None				
0110	010a fff	f ffff		
Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- oral Offset Mode" for data				
1				
1(2) <b>Note:</b> 3 cy	cles if skip and	followed		
by a	2-word instrue	ction.		
Q2	Q3	Q4		
Read	Process	No		
register i	Dala	operation		
02	03	Q4		
No	No	No		
operation	operation	operation		
d by 2-word in	struction:			
Q2	Q3	Q4		
No	No	No		
No	No	No		
operation	operation			
oporation	operation	operation		
HERE NGREATER GREATER	CPFSGT RE :	operation		
HERE NGREATER GREATER	CPFSGT RE :	operation		
HERE NGREATER GREATER tion = Ad	CPFSGT RE : : dress (HERE)	operation G, 0		
HERE NGREATER GREATER tion = Ad = ?	CPFSGT RE : : dress (HERE)	operation G, 0		
HERE NGREATER GREATER tion = Ad = ?	CPFSGT RE : : dress (HERE)	g, 0		
HERE NGREATER GREATER tion = Ad = ? n > W;	CPFSGT RE : : dress (HERE	g, 0		
	Compare CPFSGT $0 \le f \le 255$ $a \in [0,1]$ (f) – (W), skip if (f) > 6 (unsigned of None 0110 Compares the location 'f' the performing If the contents of instruction if executed in 2-cycle inst If 'a' is '0', the If 'a' is '0', the	Compare f with W, skCPFSGT f {,a} $0 \le f \le 255$ $a \in [0,1]$ (f) - (W),skip if (f) > (W)(unsigned comparison)None $0110$ $010a$ fffCompares the contents oflocation 'f to the contentsperforming an unsigned siIf the contents of VREG, then finstruction is discarded arexecuted instead, making2-cycle instruction.If 'a' is '0', the Access BarIf 'a' is '0' and the extendedset is enabled, this instructin Indexed Literal Offset Amode whenever $f \le 95$ (5Ftion 35.2.3 "Byte-OrientedOriented Instructions ineral Offset Mode" for det11(2)Note:3 cycles if skip and by a 2-word instructQ2Q3ReadProcess process register 'f'DataQ2Q3NoNo operationNoNo operationNoNo operation		

CPF	SLT	Compare	Compare f with W, skip if f < W				
Synta	ax:	CPFSLT	f {,a}				
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]					
Oper	ation:	(f) – (W), skip if (f) < (unsigned o	(W) comparison)				
Statu	s Affected:	None	. ,				
Enco	ding:	0110	000a ff	ff ffff			
Description:		Compares location 'f' 1 performing If the conte contents of instruction executed ir 2-cycle inst If 'a' is '0', t If 'a' is '1', t GPR bank.	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the				
Word	ls:	1					
Cycles:		1(2) Note: 3 c by	1(2) <b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
lf sk	ip:	register i	Dala	operation			
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
lf sk	ip and followed	d by 2-word in	struction:	04			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
Example:		HERE NLESS LESS	CPFSLT REG : :	, 1			
	Before Instruc	tion					
PC		= Ac = ?	Idress (HERE	)			
	After Instructio	on .					
	If REG	< W	,				
	PC	= Ac	dress (LESS	)			
	If REG	≥ W	droce (MT DO	C)			
	10	- A					

LFS	R	Load FSF	र		MOVF	Move f		
Synta	ax:	LFSR f, k			Syntax:	MOVF f{	,d {,a}}	
Oper	$\begin{array}{llllllllllllllllllllllllllllllllllll$		Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \end{array}$	0 ≤ f ≤ 255 d ∈ [0,1]			
Oper	ation:	$k \to FSRf$				a ∈ [0,1]		
Statu	s Affected:	None			Operation:	$f \to dest$		
Enco	ding:	1110 1111	1110 00 0000 k <sub>7</sub> }	ff k <sub>11</sub> kkk kkk kkkk	Status Affected: Encoding:	N, Z	00da ff:	ff ffff
Desc	ription:	The 12-bit File Select	literal 'k' is loa Register poin	ided into the ted to by 'f'.	Description:	The conten a destinatio	ts of register 'f n dependent u	are moved to apon the
Word	ls:	2				status of 'd'	. If 'd' is '0', th	e result is
Cycle	es:	2				placed in w	k in register 'f'	(default).
QC	ycle Activity:					Location 'f'	can be anywh	ere in the
	Q1	Q2	Q3	Q4		256-byte ba	ank. he Access Bai	nk is selected
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH		If a is 0, the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank. If 'a' is '0' and the extended instruct		ed instruction
Exan	Decode	Read literal 'k' LSB	Process Data	Write literal 'k' to FSRfL		in Indexed I mode when tion 35.2.3 Oriented Ir	Literal Offset A lever f ≤ 95 (5 "Byte-Orient instructions in	Addressing Fh). See Sec- ed and Bit- Indexed Lit-
	After Instruction	on				eral Offset	Mode" for de	tails.
	FSR2H	= 03	h		Words:	1		
	FSR2L	= AE	3n		Cycles:	1		
					Q Cycle Activity:			
					Q1 Decode	Q2 Read	Q3 Process	Q4 Write W
						register i	Dala	
					Example:	MOVF RI	EG, 0, 0	
					Before Instru REG W	ction = 22 = FF	h h	
					After Instruct REG W	ion = 22 = 22	h	

#### 35.2.2 EXTENDED INSTRUCTION SET

ADD	DFSR	Add Lite	ral to F	SR			
Synta	ax:	ADDFSR	f, k				
Oper	ands:	0 ≤ k ≤ 63 f ∈ [ 0, 1, 2	0 ≤ k ≤ 63 f ∈ [0, 1, 2]				
Oper	ation:	FSR(f) + k	$x \rightarrow FSR($	f)			
Status Affected:		None					
Encoding:		1110	1000	ffkk	kkkk		
Description:		The 6-bit I contents c	The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.				
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read	Proce	SS	Write to		
		literal 'k'	Data	3	FSR		

Example:	ADDFSR	2	23h

Before Instru	ction	
FSR2	=	03FFh
After Instruct	ion	
FSR2	=	0422h

ADDULNK	Add Lite	eral to FS	SR2 and	Return	
Syntax:	ADDULN	Kk			
Operands:	$0 \le k \le 63$	3			
Operation:	FSR2 + k	$\rightarrow$ FSR2	,		
	$(TOS) \rightarrow$	PC			
Status Affected:	None				
Encoding:	1110	1000	11kk	kkkk	
Description:	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.				
Words:	1				
Cycles:	2				
O Cuele Activity					

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example: ADDULNK 23h

-		
_		

Before Instru						
FSR2	=	03FFh				
PC	=	0100h				
After Instruction						
FSR2	=	0422h				
PC	=	(TOS)				

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

### 35.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB<sup>®</sup> IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18(L)F2x/4xK40 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

TABLE 37-9:	PLL SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated) VDD $\geq 2.5 V$									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
PLL01	FPLLIN	PLL Input Frequency Range	4	_	16	MHz			
PLL02	FPLLOUT	PLL Output Frequency Range	16		64	MHz	Note 1		
PLL03	TPLLST	PLL Lock Time from Start-up		200	_	μS			
PLL04	FPLLJIT	PLL Output Frequency Stability (Jitter)	-0.25	_	0.25	%			
*	These p	arameters are characterized but not tested.							

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

**Note 1:** The output frequency of the PLL must meet the Fosc requirements listed in Parameter D002.