



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f27k40-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

IADL	= Z .	40	/44- P IIN /	ALLU	CATION	N IADLE (FI		-4/N4U)									
I/O ⁽²⁾	40-Pin PDIP	40-Pin UQFN	44-Pin QFN	44-Pin TQFP	A/D	Reference	Comparator	Timers	ССР	CWG	ZCD	Interrupt	EUSART	WSQ	MSSP	dn-llud	Basic
RA0	2	17	19	19	ANA0	—	C1INO- C2IN0-	_	—	—	—	IOCA0	-	_	_	Y	—
RA1	3	18	20	20	ANA1	—	C1IN1- C2IN1-	-	—	—	_	IOCA1	_	_	—	Y	_
RA2	4	19	21	21	ANA2	DAC1OUT1 VREF- (DAC5) VREF- (ADC)	C1IN0+ C2IN0+	-	_	-	—	IOCA2	_	—	_	Y	_
RA3	5	20	22	22	ANA3	VREF+ (DAC5) VREF+ (ADC)	C1IN1+	-	—	—	_	IOCA3	-	MDCIN1 ⁽¹⁾	—	Y	-
RA4	6	21	23	23	ANA4	_	_	T0CKI ⁽¹⁾	_	_	_	IOCA4	_	MDCIN2 ⁽¹⁾	—	Y	_
RA5	7	22	24	24	ANA5	—	_	_	_	_	_	IOCA5	_	MDMIN ⁽¹⁾	SS1 ⁽¹⁾	Y	_
RA6	14	29	33	31	ANA6	-	—	-	—	—	—	IOCA6	-	—	—	Y	CLKOUT OSC2
RA7	13	28	32	30	ANA7	—	—	-	—	_	—	IOCA7	-	—	—	Y	OSC1 CLKIN
RB0	33	8	9	8	ANB0	—	C2IN1+	_	_	CWG1 ⁽¹⁾	ZCDIN	IOCB0 INT0 ⁽¹⁾	_	_	SS2 ⁽¹⁾	Y	_
RB1	34	9	10	9	ANB1	—	C1IN3- C2IN3-	_	—	_	—	IOCB1 INT1 ⁽¹⁾	_	_	SCK2 ⁽¹⁾ SCL2 ^(3,4)	Y	_
RB2	35	10	11	10	ANB2	—	-	-	—	—	-	IOCB2 INT2 ⁽¹⁾	-	—	SDI2 ⁽¹⁾ SDA2 ^(3,4)	Y	_
RB3	36	11	12	11	ANB3	—	C1IN2- C2IN2-	-	—	—	-	IOCB3	-	_	—	Y	-
RB4	37	12	14	14	ANB4	_	_	T5G ⁽¹⁾	_	_	_	IOCB4	_	_	—	Y	_
RB5	38	13	15	15	ANB5	_	—	T1G ⁽¹⁾	—	—	—	IOCB5	—	_	—	Y	_
RB6	39	14	16	16	ANB6	—	—	—	—	—	_	IOCB6	CK2 ⁽¹⁾	_	—	Y	ICSPCLK
RB7	40	15	17	17	ANB7	DAC1OUT2	—	T6AIN ⁽¹⁾	—	—	—	IOCB7	RX2/DT2 ⁽¹⁾	—	—	Y	ICSPDAT
RC0	15	30	34	32	ANC0	—	—	T1CKI ⁽¹⁾ T3CKI ⁽¹⁾ T3G ⁽¹⁾	—	-	—	IOCC0	—	—	—	Y	SOSCO
RC1	16	31	35	35	ANC1	_	_	_	CCP2 ⁽¹⁾	_	_	IOCC1	—	_	_	Y	SOSCIN SOSCI

TABLE 2: 40/44-PIN ALLOCATION TABLE (PIC18(L)F47K40)

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers (Register 17-1).

2: All pin outputs default to PORT latch data. Any pin can be selected as a peripheral digital output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

4: These pins are configured for I2C logic levels; The SCLx/SDAx signals may be assigned to any of these pins. PPS assignments to the other pins (e.g., RB1) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I2C specific or SMBus input buffer thresholds.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

1.2 Other Special Features

- **Memory Endurance:** The Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles up to 10K for program memory and 100K for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a boot loader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18(L)F2x/ 4xK40 family introduces an optional extension to the PIC18 instruction set, which adds eight new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced Peripheral Pin Select: The Peripheral Pin Select (PPS) module connects peripheral inputs and outputs to the device I/O pins. Only digital signals are included in the selections. All analog inputs and outputs remain fixed to their assigned pins.
- Enhanced Addressable EUSART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- **10-bit A/D Converter with Computation:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead. It has a new module called ADC² with computation features, which provides a digital filter and threshold interrupt functions.
- Windowed Watchdog Timer (WWDT):
 - Timer monitoring of overflow and underflow events
 - Variable prescaler selection
 - Variable window size selection
 - All sources configurable in hardware or software

1.3 Details on Individual Family Members

Devices in the PIC18(L)F2x/4xK40 family are available in 28-pin and 40/44-pin packages. The block diagram for this device is shown in Figure 1-1.

The devices have the following differences:

- 1. Program Flash Memory
- 2. Data Memory SRAM
- 3. Data Memory EEPROM
- 4. A/D channels
- 5. I/O ports
- 6. Enhanced USART
- 7. Input Voltage Range/Power Consumption

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in the pin summary tables (Table 1 and Table 2).

4.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

4.1 Overview

The oscillator module has multiple clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 4-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz-crystal resonators and ceramic resonators. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, ECH, ECM, ECL) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The RSTOSC bits of Configuration Word 1 (Register 3-1) determine the type of oscillator that will be used when the device runs after Reset, including when it is first powered up.

If an external clock source is selected, the FEXTOSC bits of Configuration Word 1 must be used in conjunction with the RSTOSC bits to select the External Clock mode.

The external oscillator module can be configured in one of the following clock modes, by setting the FEXTOSC<2:0> bits of Configuration Word 1:

- 1. ECL External Clock Low-Power mode (below 100 kHz)
- 2. ECM External Clock Medium Power mode (100 kHz to 8 MHz)
- 3. ECH External Clock High-Power mode (above 8 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (between 100 kHz and 8 MHz)
- 6. HS High Gain Crystal or Ceramic Resonator mode (above 4 MHz)

The ECH, ECM, and ECL Clock modes rely on an external logic level signal as the device clock source. The LP, XT, and HS Clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The internal oscillator block produces low and high-frequency clock sources, designated LFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 4-1). Multiple device clock frequencies may be derived from these clock sources.

4.2 Register Definitions: Oscillator Control

REGISTER 4-1: OSCCON1: OSCILLATOR CONTROL REGISTER1

U-0	R/W-f/f	R/W-f/f	R/W-f/f	R/W-q/q	R/W-q/q	R/W-q/q	R/W-q/q
—		NOSC<2:0>			NDIV	<3:0>	
bit 7				·			bit 0
Legend:							
R = Readable b	oit	W = Writable bi	it	U = Unimpler	nented bit, read	1 as '0'	

u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	f = determined by fuse setting
		q = Reset value is determined by hardware

bit 7	Unimplemented: Read as '0'
bit 6-4	NOSC<2:0>: New Oscillator Source Request bits ^(1,2,3)
	The setting requests a source oscillator and PLL combination per Table 4-2.
	POR value = RSTOSC (Register 3-1).
bit 3-0	NDIV<3:0>: New Divider Selection Request bits ^(2,3)

The setting determines the new postscaler division ratio per Table 4-2.

- Note1: The default value (f/f) is determined by the RSTOSC Configuration bits. See Table 4-1below.
 - 2: If NOSC is written with a reserved value (Table 4-2), the operation is ignored and neither NOSC nor NDIV is written.
 - 3: When CSWEN = 0, this register is read-only and cannot be changed from the POR value.

TABLE 4-1: DEFAULT OSCILLATOR SETTINGS USING RSTOSC BITS

RSTOSC	SF	R Reset Value					
	NOSC/COSC	CDIV	OSCFRQ	Initial FOSC Frequency			
111	111	1:1		EXTOSC per FEXTOSC			
110	110	4:1	4 1411-	Fosc = 1 MHz (4 MHz/4)			
101	101	1:1	4 MHZ	LFINTOSC			
100	100	1:1		SOSC			
011		Reserved					
010	010	1:1	4 MHz	EXTOSC + 4xPLL (1)			
001		Reserved					
000	110	1:1	64 MHz	Fosc = 64 MHz			

Note 1: EXTOSC must meet the PLL specifications (Table 37-9).

Register Definitions: Windowed Watchdog Timer Control 9.1

U-0	U-0	R/W ⁽³⁾ -q/q ⁽²⁾	R/W ⁽³⁾ -q/q ⁽²⁾	R/W ⁽³⁾ -q/q ⁽²⁾	R/W ⁽³⁾ -q/q ⁽²⁾	R/W ⁽³⁾ -q/q ⁽²⁾	R/W-0/0
_	—			WDTPS<4:0>			SEN
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable b	pit	U = Unimplem	nented bit, read	as '0'	
u = Bit is u	inchanged	x = Bit is unkn	own	-n/n = Value a	t POR and BOI	R/Value at all ot	her Resets
'1' = Bit is	set	'0' = Bit is clea	ired	q = Value dep	ends on conditi	on	
bit 7-6	Unimpleme	ited: Read as '0)'	(4)			
bit 5-1	WDTPS<4:0	>: Watchdog Tir	ner Prescale S	elect bits ⁽¹⁾			
	Bit Value =	Prescale Rate					
	11111 = Re	eserved. Results	in minimum in	terval (1:32)			
	•						
	•						
	10011 = Re	eserved. Results	in minimum in	terval (1:32)			
	10010 - 10	0200000 (223) /1	ntonial OFCa na	minal			
	10010 = 1.0 10001 = 1.0	3300000 (2 ⁻²) (1 4194304 (2 ²²) (1	nterval 2008 no	ominal)			
	10000 = 1:	2097152 (2 ²¹) (1	nterval 64s nor	ninal)			
	01111 = 1:	1048576 (2 ²⁰) (I	nterval 32s nor	ninal)			
	01110 = 1 :	524288 (2 ¹⁹) (In	terval 16s nom	inal)			
	01101 = 1:	262144 (2 ¹⁸) (In	terval 8s nomir	ial)			
	01100 = 1:	131072 (2'') (In 65526 (Interval (terval 4s nomin	al)			
	01011 = 13	22768 (Interval 2	25 nominal) (Re	eset value)			
	01010 = 1.0010	16384 (Interval 5	512 ms nomina	D			
	01000 = 1:0	8192 (Interval 25	56 ms nominal)	')			
	00111 = 1:4	4096 (Interval 12	28 ms nominal)				
	00110 = 1:	2048 (Interval 64	1 ms nominal)				
	00101 = 1:	1024 (Interval 32	2 ms nominal)				
	00100 = 1:	512 (Interval 16	ms nominal)				
	00011 = 1:2	256 (Interval 8 m	ns nominal)				
	00010 = 1.	120 (Interval 4 II 64 (Interval 2 m	s nominal)				
	00001 = 1.00000 = 1.000000 = 1.000000 = 1.0000000 = 1.0000000000	32 (Interval 2 ms	s nominal)				
bit 0	SEN: Softwa	re Enable/Disab	le for Watchdo	g Timer bit			
	If WDTE<1:0)> = 1x:		0			
	This bit is igr	ored.					
	If WDTE<1:0)> = 01:					
	1 = WDT is	turned on					
	0 = WDT is	turned off					
	<u>IT WD1E<1:0</u> This bit is ior	1 > = 00:					
	i nis bit is igr						
Note 1:	Times are appro	ximate. WDT tin	ne is based on	31 kHz LFINTO	DSC.		

WINTCOND, WATCHING TIMED CONTROL DEGISTED A DECISTED 0 1.

- - 2: When WDTCPS <4:0> in CONFIG3L = 11111, the Reset value of WDTPS<4:0> is 01011. Otherwise, the Reset value of WDTPS<4:0> is equal to WDTCPS<4:0> in CONFIG3L.
 - 3: When WDTCPS <4:0> in CONFIG3L \neq 11111, these bits are read-only.

10.2.3 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

10.2.3.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 10-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of two (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 10-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF CALL	OFFSET, TABLE	W
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	

10.2.3.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 11.1.1 "Table Reads and Table Writes".

© 2016-2017 Microchip Technology Inc.

Example 12-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 12-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES<3:0>).

EQUATION 12-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		(ARG1L • ARG2L)

EXAMPLE 12-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H->
			; PRODH: PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVE	ARG1L, W	
	MULWE	ARG2H	; ARG1L * ARG2H->
			; PRODH: PRODI
	MOVE	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVE	PRODH. W	; products
	ADDWFC	RES2. F	;
	CLRF	WREG	;
	ADDWFC	RES3 F	;
;			
	MOVF	ARG1H, W	;
	MULWE	ARG2L	; ARG1H * ARG2L->
			; PRODH: PRODI
	MOVF	PRODL, W	;
	ADDWF	RES1. F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3. F	;
			-

Example 12-4 shows the sequence to do a 16 x 16 signed multiply. Equation 12-2 shows the algorithm used. The 32-bit result is stored in four registers (RES<3:0>). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 12-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0 = ARG1H:ARG1L • ARG2H:ARG2L
$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
$(ARG1H \bullet ARG2L \bullet 2^8) +$
$(ARG1L \bullet ARG2H \bullet 2^8) +$
$(ARG1L \bullet ARG2L) +$
$(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16}) +$
$(-1 \bullet ARG1H < 7 > \bullet ARG2H:ARG2L \bullet 2^{16})$

EXAMPLE 12-4: 16 x 16 SIGNED MULTIPLY ROUTINE

MOVF	ARG1L, W	
MULWF	ARG2L	; ARG1L * ARG2L ->
		; PRODH:PRODL
MOVFF	PRODH, RES1	;
MOVFF	PRODL, RESO	;
;		
MOVF	ARG1H, W	
MULWF	ARG2H	; ARG1H * ARG2H ->
		; PRODH:PRODL
MOVFF	PRODH, RES3	;
MOVFF	PRODL, RES2	;
;	1001-	
MOVF	ARGIL, W	, apole +
MULWF	AKG2H	; ARGIL * ARG2H ->
MOTT		, PRODH: PRODL
MOAF.	FRODL, W	, : Add gross
ADDWF	VROTA M	, Auu Cross ; producta
יז עטויז הייזוגורות ג	RES2 F	; products
CT.PF	WREG	;
ADDMEC	RES3 F	
;		
MOVF	ARG1H. W	;
MULWF	ARG2L	; ARG1H * ARG2L ->
		; PRODH:PRODL
MOVF	PRODL, W	;
ADDWF	RES1, F	; Add cross
MOVF	PRODH, W	; products
ADDWFC	RES2, F	;
CLRF	WREG	;
ADDWFC	RES3, F	;
;		
BTFSS	ARG2H, 7	; ARG2H: ARG2L neg?
BRA	SIGN_ARG1	; no, check ARG1
MOVF	AKGIL, W	;
SUBWF	KESZ	
MOVE	AKGIH, W	,
SORMLB	ссал	
, SIGN APC1		
RLEAU BLEAU	ARG1H 7	; ARGIH: ARGIT new?
BRA	CONT CODE	; no, done
MOVF	ARG2L, W	;
SUBWF	RES2	;
MOVF	ARG2H, W	;
SUBWFB	RES3	
;		
CONT_CODE		
:		

R/W-0/0	R/W-0/0	R/W-0/0	R-/W0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
RC2IE	TX2IE	RC1IE	TX1IE	BCL2IE	SSP2IE	BCL1IE	SSP1IE				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
hit 7			Interrunt Enak	le hit							
	1 = Enabled		interrupt Enat								
	0 = Disabled										
bit 6	TX2IE: EUSA	RT2 Transmit	Interrupt Enat	ole bit							
	1 = Enabled										
hit E			Interrupt Ench	la hit							
DIL S	1 - Enabled	ART I Receive	interrupt Enat	DIE DIL							
	0 = Disabled										
bit 4	TX1IE: EUSA	RT1 Transmit	Interrupt Enat	ole bit							
	1 = Enabled										
	0 = Disabled										
bit 3	BCL2IE: MSS	SP2 Bus Collisi	on Interrupt E	nable bit							
	1 = Enabled										
hit 2	SSP2IE: Svn	chronous Seria	l Port 2 Intern	unt Enable hit							
5.12	1 = Enabled										
	0 = Disabled										
bit 1	BCL1IE: MSSP1 Bus Collision Interrupt Enable bit										
	1 = Enabled										
Dit Ü	SSP1IE: Sync	chronous Seria	I Port 1 Interr	upt Enable bit							
	$\perp = \Box nabled$ 0 = Disabled										

REGISTER 14-13: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

18.8 Register Definitions: Timer0 Control

R/W-0/0	U-0	R-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
TOEN	—	TOOUT	T016BIT		TOOUT	PS<3:0>		
bit 7	•						bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, reac	l as '0'		
u = Bit is uncha	anged	x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all c	other Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7	T0EN: TMR0 I 1 = The mod 0 = The mod	Enable bit ule is enabled ule is disabled	and operating and in the low	vest power mod	de			
bit 6	Unimplemen	ted: Read as '	0'					
bit 5	T0OUT: TMR0 Output bit (read-only) TMR0 output bit							
bit 4	T016BIT: TMF 1 = TMR0 is 0 = TMR0 is	R0 Operating a a 16-bit timer an 8-bit timer	as 16-Bit Time	r Select bit				
bit 3-0	T0OUTPS<3: 1111 = 1:16 F 1110 = 1:15 F 1101 = 1:14 F 1000 = 1:13 F 1011 = 1:12 F 1010 = 1:11 F 1001 = 1:10 F 1000 = 1:9 PC 0111 = 1:8 PC 0100 = 1:7 PC 0101 = 1:6 PC 0100 = 1:5 PC 0011 = 1:4 PC 0010 = 1:3 PC 0001 = 1:2 PC 0000 = 1:1 PC	0>: TMR0 Out Postscaler Postscaler Postscaler Postscaler Postscaler Postscaler Postscaler ostscaler ostscaler ostscaler ostscaler ostscaler ostscaler ostscaler ostscaler ostscaler ostscaler ostscaler ostscaler ostscaler	put Postscale	r (Divider) Sele	ect bits			

REGISTER 18-1: T0CON0: TIMER0 CONTROL REGISTER 0

REGISTER 19-3: TMRxCLK: TIMERx CLOCK REGISTER

U-0	U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
—	—	—	—		CS<	:3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	u = unchanged

bit 7-4 Unimplemented: Read as '0'

bit 3-0 **CS<3:0>:** Timerx Clock Source Selection bits

20	Timer1	Timer3	Timer5
	Clock Source	Clock Source	Clock Source
1111-1100	Reserved	Reserved	Reserved
1011	TMR5 overflow	TMR5 overflow	Reserved
1010	TMR3 overflow	Reserved	TMR3 overflow
1001	Reserved	TMR1 overflow	TMR1 overflow
1000	TMR0 overflow	TMR0 overflow	TMR0 overflow
0111	CLKREF	CLKREF	CLKREF
0110	SOSC	SOSC	SOSC
0101	MFINTOSC (500 kHz)	MFINTOSC (500 kHz)	MFINTOSC (500 kHz)
0100	LFINTOSC	LFINTOSC	LFINTOSC
0011	HFINTOSC	HFINTOSC	HFINTOSC
0010	Fosc	Fosc	Fosc
0001	Fosc/4	Fosc/4	Fosc/4
0000	T1CKIPPS	T3CKIPPS	T5CKIPPS

PIC18(L)F27/47K40

FIGURE 19-5:	TIMER1/3/5 GATE TOGGLE MODE
TMRxGE	
TxGPOL	
TxGTM	
TxTxG_IN	
ТхСКІ	
TxGVAL	
TIMER1/3/5	$N \qquad \qquad$

FIGURE 19-6: TIMER1/3/5 GATE SINGLE-PULSE MODE



20.5.2 HARDWARE GATE MODE

The Hardware Gate modes operate the same as the Software Gate mode except the TMRx_ers external signal can also gate the timer. When used with the CCP the gating extends the PWM period. If the timer is stopped when the PWM output is high then the duty cycle is also extended.

When MODE<4:0> = 00001 then the timer is stopped when the external signal is high. When MODE<4:0> = 00010 then the timer is stopped when the external signal is low.

Figure 20-5 illustrates the Hardware Gating mode for MODE<4:0> = 00001 in which a high input level starts the counter.



Rev. 10:000 1988 530/2014	
MODE 0b00001	
TMRx_ers	
PRx 5	
$TMRx \left(\begin{array}{c} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1$	
TMRx_postscaled	
PWM Duty 3 Cycle ////////////////////////////////////	

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPTMRS	P4TSE	L<1:0>	P3TSE	L<1:0>	C2TSE	C2TSEL<1:0> C1TSEL<1:0>			286
PWM3CON	EN	_	OUT	POL	_	_	-	_	285
PWM3DCH	DC<7:0>								287
PWM3DCL	DC<	9:8>>	-	—	_	_	_	—	287
PWM4CON	EN	_	OUT	POL	—	_	-	—	285
PWM4DCH	DC<7:0>							287	
PWM4DCL	DC<	<9:8>	-	—	_	_	_	—	287
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	—	—	INT2EDG	INT1EDG	INT0EDG	170
PIE4	—	_	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	183
PIR4	—	_	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	175
IPR4	_	_	TMR6IP	TMR5IP	TMR4IP	TMR3IP	TMR2IP	TMR1IP	191
RxyPPS	—	_	_	RxyPPS<4:0>					218
TMR2				TMR2<	7:0>				244*
PR2				PR2<7	':0>				244*
T2CON	T2ON		T2CKPS<2:0>	0> T2OUTPS<3:0>					
T2HLT	T2PSYNC	T2CPOL	T2CSYNC	T2MODE<4:0>					
T2CLKCON	_	_	_	_		T2CS	<3:0>		264
T2RST	_	_	_	_		T2RSE	L<3:0>		265
PMD3	_	_	_	_	PWM4MD	PWM3MD	CCP2MD	CCP1MD	71

TABLE 22-4: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the PWM. * Not a physical location.



FIGURE 27-10: SYNCHRONOUS TRANSMISSION





27.6 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

27.6.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCxSTA and TXxSTA Control registers must be configured for Synchronous Slave Reception (see Section 27.5.2.4 "Synchronous Slave Reception Setup:").
- If interrupts are desired, set the RCxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- The RCxIF interrupt flag must be cleared by reading RCxREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RXx/DTx and TXx/CKx pins, respectively. When the data word has been completely clocked in by the external device, the RCxIF interrupt flag bit of the PIR3 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

27.6.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- The RCxSTA and TXxSTA Control registers must be configured for synchronous slave transmission (see Section 27.5.2.2 "Synchronous Slave Transmission Setup").
- The TXxIF interrupt flag must be cleared by writing the output data to the TXxREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXxIE bit of the PIE3 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXxIE of the PIE3 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TXx/CKx pin and transmit data on the RXx/DTx pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXxREG will transfer to the TSR and the TXxIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXxREG is available to accept another character for transmission, which will clear the TXxIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

28.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- ADC input channel
- · ADC positive reference
- Comparator input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

Note: Fixed Voltage Reference output cannot exceed VDD.

28.1 Independent Gain Amplifiers

The output of the FVR, which is connected to the ADC, Comparators, and DAC, is routed through two independent programmable gain amplifiers. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels. The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 31.0 "Analog-to-Digital Converter with Computation (ADC2) Module"** for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and comparator module. Reference **Section 30.0 "5-Bit Digital-to-Analog Converter (DAC) Module**" and **Section 32.0 "Comparator Module**" for additional information.

28.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set.

FIGURE 28-1: VOLTAGE REFERENCE BLOCK DIAGRAM



31.0 ANALOG-TO-DIGITAL CONVERTER WITH COMPUTATION (ADC²) MODULE

The Analog-to-Digital Converter with Computation (ADC²) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair).

Additionally, the following features are provided within the ADC module:

- 8-bit Acquisition Timer
- Hardware Capacitive Voltage Divider (CVD) support:
 - 8-bit precharge timer
 - Adjustable sample and hold capacitor array
- Guard ring digital output drive
- · Automatic repeat and sequencing:
 - Automated double sample conversion for CVD
 - Two sets of result registers (Result and Previous result)
 - Auto-conversion trigger
 - Internal retrigger
- Computation features:
 - Averaging and low-pass filter functions
 - Reference comparison
 - 2-level threshold comparison
 - Selectable interrupts

Figure 31-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion and upon threshold comparison. These interrupts can be used to wake-up the device from Sleep.

Example



40-Lead UQFN (5x5x0.5 mm)



28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A