

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f47k40t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 5.5 **Register Definitions: Reference Clock**

Long bit name prefixes for the Reference Clock peripherals are shown in Table 5-1. Refer to Section 1.4.2.2 "Long Bit Names" for more information. TABLE 5-1:

#### Porinheral Dif Norm

Peripheral	Bit Name Prefix		
CLKR	CLKR		

#### **REGISTER 5-1: CLKRCON: REFERENCE CLOCK CONTROL REGISTER**

R/W-0/0	U-0	U-0	R/W-1/1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
EN	_	_	DC<	:1:0>		DIV<2:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	EN: Reference Clock Module Enable bit					
	<ul><li>1 = Reference clock module enabled</li><li>0 = Reference clock module is disabled</li></ul>					
bit 6-5	Unimplemented: Read as '0'					
bit 4-3	DC<1:0>: Reference Clock Duty Cycle bits <sup>(1)</sup>					
	<ul> <li>11 = Clock outputs duty cycle of 75%</li> <li>10 = Clock outputs duty cycle of 50%</li> <li>01 = Clock outputs duty cycle of 25%</li> <li>00 = Clock outputs duty cycle of 0%</li> </ul>					
bit 2-0	DIV<2:0>: Reference Clock Divider bits					
	<pre>111 = Base clock value divided by 128 110 = Base clock value divided by 64 101 = Base clock value divided by 32 100 = Base clock value divided by 16 011 = Base clock value divided by 8 010 = Base clock value divided by 4 001 = Base clock value divided by 2 000 = Base clock value</pre>					

Note 1: Bits are valid for reference clock divider values of two or larger, the base clock cannot be further divided.

#### 10.2 **Register Definitions: Stack Pointer**

REGISTER 10	D-1: STKP	IR: STACK F	OINTER R	EGISTER			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		—			STKPTR<4:0	>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented	C = Clearable	e only bit
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 7-5 Unimplemented: Read as '0'

bit 4-0 STKPTR<4:0>: Stack Pointer Location bits

#### 10.2.1 STACK OVERFLOW AND UNDERFLOW RESETS

Device Resets on Stack Overflow and Stack Underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a Full or Underflow condition will set the appropriate STKOVF or STKUNF bit and then cause a device Reset. When STVREN is cleared, a Full or Underflow condition will set the appropriate STKOVF or STKUNF bit but not cause a device Reset. The STKOVF or STKUNF bits are cleared by the user software or a Power-on Reset.

#### 10.2.2 FAST REGISTER STACK

A fast register stack is provided for the Status, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers by software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 10-1 shows a source code example that uses the fast register stack during a subroutine call and return.

#### EXAMPLE 10-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR
•	;SAVED IN FAST REGISTER
•	;STACK
SUB1 •	;RESTORE VALUES SAVED
RETURN, FAST	;IN FAST REGISTER STACK

## 10.2.3 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

#### 10.2.3.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 10-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of two (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

#### EXAMPLE 10-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF CALL	OFFSET, TABLE	W
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	

### 10.2.3.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 11.1.1 "Table Reads and Table Writes".

© 2016-2017 Microchip Technology Inc.

#### 10.4.5 STATUS REGISTER

The STATUS register, shown in Register 10-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu').

It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in **Section 35.0 "Instruction Set Summary"** and Table 35-3.

Note: The <u>C</u> and <u>DC</u> bits operate as the borrow and digit borrow bits, respectively, in subtraction.

### 11.1.1 TABLE READS AND TABLE WRITES

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is eight bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

The table read operation retrieves one byte of data directly from program memory and places it into the TABLAT register. Figure 11-1 shows the operation of a table read.

The table write operation stores one byte of data from the TABLAT register into a write block holding register. The procedure to write the contents of the holding registers into program memory is detailed in **Section 11.1.6 "Writing to Program Flash Memory"**. Figure 11-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. Tables containing data, rather than program instructions, are not required to be word aligned. Therefore, a table can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.



## FIGURE 11-2: TABLE WRITE OPERATION



## 11.3 Data EEPROM Memory

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, which is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Four SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- NVMCON1
- NVMCON2
- NVMDAT
- NVMADRL
- NVMADRH

The data EEPROM allows byte read and write. When interfacing to the data memory block, NVMDAT holds the 8-bit data for read/write and the NVMADRH:NVMADRL register pair hold the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an internal programming timer; it will vary with voltage and temperature as well as from chip-to-chip. Please refer to the Data EEPROM Memory parameters in **Section 37.0 "Electrical Specifications"** for limits.

#### 11.3.1 NVMADRL AND NVMADRH REGISTERS

The NVMADRH:NVMADRL registers are used to address the data EEPROM for read and write operations.

#### 11.3.2 NVMCON1 AND NVMCON2 REGISTERS

Access to the data EEPROM is controlled by two registers: NVMCON1 and NVMCON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The NVMCON1 register (Register 11-1) is the control register for data and program memory access. Control bits NVMREG<1:0> determine if the access will be to program, Data EEPROM Memory or the User IDs, Configuration bits, Revision ID and Device ID.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

The WR control bit initiates write operations. The bit can be set but not cleared by software. It is cleared only by hardware at the completion of the write operation.

The NVMIF interrupt flag bit of the PIR7 register is set when the write is complete. It must be cleared by software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (NVMREG<1:0> = 0x10). Program memory is read using table read instructions. See **Section 11.1.1 "Table Reads and Table Writes"** regarding table reads.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IOCAP	IOCAP7	IOCAP6	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0
IOCAN	IOCAN7	IOCAN6	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
IOCAF	IOCAF7	IOCAF6	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0
IOCCP	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0
IOCCN	IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0
IOCCF	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0
IOCEP	—	—	—	—	IOCEP3 <sup>(1)</sup>	—	—	_
IOCEN					IOCEN3 <sup>(1)</sup>			
IOCEF	—	—	—	—	IOCEF3 <sup>(1)</sup>	—	—	—

TABLE 16-1: IOC REGISTERS

Note 1: If MCLRE = 1 or LVP = 1, RE3 port functionality is disabled and IOC on RE3 is not available.

TABLE 16-2:	SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	—	—	INT2EDG	INT1EDG	INT0EDG	170
IOCxF	IOCxF7	IOCxF6	IOCxF5	IOCxF4	IOCxF3	IOCxF2	IOCxF1	IOCxF0	211
IOCxN	IOCxN7	IOCxN6	IOCxN5	IOCxN4	IOCxN3	IOCxN2	IOCxN1	IOCxN0	211
IOCxP	IOCxP7	IOCxP6	IOCxP5	IOCxP4	IOCxP3	IOCxP2	IOCxP1	IOCxP0	211

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

#### REGISTER 19-3: TMRxCLK: TIMERx CLOCK REGISTER

U-0	U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
—	—	—	—		CS<	:3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	u = unchanged

#### bit 7-4 Unimplemented: Read as '0'

bit 3-0 **CS<3:0>:** Timerx Clock Source Selection bits

20	Timer1	Timer3	Timer5
	Clock Source	Clock Source	Clock Source
1111-1100	Reserved	Reserved	Reserved
1011	TMR5 overflow	TMR5 overflow	Reserved
1010	TMR3 overflow	Reserved	TMR3 overflow
1001	Reserved	TMR1 overflow	TMR1 overflow
1000	TMR0 overflow	TMR0 overflow	TMR0 overflow
0111	CLKREF	CLKREF	CLKREF
0110	SOSC	SOSC	SOSC
0101	MFINTOSC (500 kHz)	MFINTOSC (500 kHz)	MFINTOSC (500 kHz)
0100	LFINTOSC	LFINTOSC	LFINTOSC
0011	HFINTOSC	HFINTOSC	HFINTOSC
0010	Fosc	Fosc	Fosc
0001	Fosc/4	Fosc/4	Fosc/4
0000	T1CKIPPS	T3CKIPPS	T5CKIPPS

#### 20.5.2 HARDWARE GATE MODE

The Hardware Gate modes operate the same as the Software Gate mode except the TMRx\_ers external signal can also gate the timer. When used with the CCP the gating extends the PWM period. If the timer is stopped when the PWM output is high then the duty cycle is also extended.

When MODE<4:0> = 00001 then the timer is stopped when the external signal is high. When MODE<4:0> = 00010 then the timer is stopped when the external signal is low.

Figure 20-5 illustrates the Hardware Gating mode for MODE<4:0> = 00001 in which a high input level starts the counter.



Rev. 10.000 1988 5/30/2014	
MODE 0b00001	
TMRx_ers	
PRx 5	
$TMRx \left( \begin{array}{c} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 1 \\ 2 \\ 2 \\ 1 \\ 2 \\ 2 \\ 1 \\ 2 \\ 2 \\ 1 \\ 2 \\ 2$	
TMRx_postscaled	
PWM Duty   3     Cycle	

## FIGURE 24-6: SIMPLIFIED CWG BLOCK DIAGRAM (FORWARD AND REVERSE FULL-BRIDGE MODES)



R/W-0	R/W/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN <sup>(1)</sup>	CKP	SSPM3 <sup>(2)</sup>	SSPM2 <sup>(2)</sup>	SSPM1 <sup>(2)</sup>	SSPM0 <sup>(2)</sup>
bit 7		· · · ·			- -		bit 0
Legend:							
R = Reada	able bit	W = Writable b	it	HC = Bit is cle	eared by hardw	are	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	WCOL: Write	Collision Detect	bit				
	In Master Tra	nsmit mode:	,				
	1 = A write t	o the SSPxBUF	register wa	s attempted wh	nile the I <sup>2</sup> C col	nditions were	not valid for a
	0 = No collisi	ion			(C)		
	In Slave Tran	<u>smit mode:</u>					
	1 = The SSP	xBUF register is	written while	e it is still transm	nitting the previ	ous word (mus	t be cleared in
	software)	) ion					
	In Receive m	ode (Master or S	lave modes)				
	This is a "don	i't care" bit.		<u>-</u>			
bit 6	SSPOV: Rece	eive Overflow Ind	dicator bit				
	In Receive me	<u>ode:</u>					
	1 = A byte is	received while th	ne SSPxBUF	register is still h	holding the prev	vious byte (mus	st be cleared in
	0 = No overfl	) low					
	In Transmit m	iode:					
	This is a "don	i't care" bit in Tra	nsmit mode.				
bit 5	SSPEN: Mas	ter Synchronous	Serial Port E	Enable bit <sup>(1)</sup>			
	1 = Enables t	he serial port an	d configures	the SDAx and S	SCLx pins as th	ie serial port pi	ns
1.11.4		serial port and co	onfigures the	se pins as I/O p	oort pins		
DIT 4	CKP: SCKX F	Release Control I	DIT				
	1 = Releases	<u>e.</u> clock					
	0 = Holds clo	ck low (clock stre	etch), used to	ensure data se	etup time		
	In Master mo	<u>de:</u>					
	Unused in this	s mode.	<del>.</del>		(2)		
bit 3-0	SSPM<3:0>:	Master Synchro	nous Serial F	ort Mode Selec	ct bits <sup>(2)</sup>	a na bla d	
	$1111 = 1^{-2}CS$	lave mode: 10-b	address with	n Start and Sto	bit interrupts	enabled	
	$1011 = I^2 C Fi$	irmware Controll	ed Master m	ode (slave Idle)		nabioa	
	$1000 = I^2 C M$	laster mode: Clo	ck = Fosc/(4	* (SSPxADD +	· 1))		
	$0111 = 1^{2}CS$	lave mode: 10-b	It address <sup>(3,4</sup>	1			
	0110-103	ave mode. /-Dit	0001033				
Note 1:	When enabled, th	ie SDAx and SC	Lx pins must	be configured a	as inputs.		
2:	Bit combinations	not specifically li	sted here are	e either reserve	d or implement	ed in SPI mode	e only.

## **REGISTER 26-7:** SSPxCON1: MSSPx CONTROL REGISTER 1 (I<sup>2</sup>C MASTER MODE)









## 31.3 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 31-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 31-4. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be completed before the conversion can be started. To calculate the minimum acquisition time, Equation 31-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

### EQUATION 31-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 
$$50^{\circ}C$$
 and external impedance of  $10k\Omega 5.0V$  VDD  
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$   
 $= TAMP + TC + TCOFF$   
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ 

*The value for TC can be approximated with the following equations:* 

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) \qquad ;combining [1] and [2]$$

*Note:* Where n = number of bits of the ADC.

Solving for TC:

ł

$$Tc = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$
  
= -10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)  
= 1.37\mus

Therefore:

$$TACQ = 2\mu s + 892ns + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 4.62\mu s

**Note 1:** The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is  $10 \text{ k}\Omega$ . This is required to meet the pin leakage specification.

#### 31.4.1 CVD OPERATION

A CVD operation begins with the ADC's internal and hold capacitor sample (С<sub>НОГD</sub>) being disconnected from the path which connects it to the external capacitive sensor node. While disconnected, CHOLD is precharged to VDD or Vss, while the path to the sensor node is also discharged to VDD or VSS. Typically, this node is discharged to the level opposite that of CHOLD. When the precharge phase is complete, the VDD/VSS bias paths for the two nodes are shut off and CHOLD and the path to the external sensor node are re-connected, at which time the acquisition phase of the CVD operation begins. During acquisition, a capacitive voltage divider is formed between the precharged CHOLD and sensor nodes, which results in a final voltage level setting on CHOLD which is determined by the capacitances and precharge levels of the two nodes. After acquisition, the ADC converts the voltage level on CHOLD. This process is then repeated with the selected precharge levels for both the CHOLD and the inverted sensor nodes. Figure 31-7 shows the waveform for two inverted CVD measurements, which is known as differential CVD measurement.





#### **REGISTER 31-19:** ADRESL: ADC RESULT REGISTER LOW, ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
ADRES<7:0>									
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			pit	U = Unimplen	nented bit, read	d as '0'			
u = Bit is unchanged x = Bit is unknown			own	-n/n = Value a	at POR and BC	R/Value at all	other Resets		
'1' = Bit is set		'0' = Bit is clea	ired						

bit 7-0 **ADRES<7:0>**: ADC Result Register bits. Lower eight bits of 10-bit conversion result.

### REGISTER 31-20: ADPREVH: ADC PREVIOUS RESULT REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
ADPREV<15:8>								
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADPREV<15:8>: Previous ADC Results bits If ADPSIS = 1: Upper byte of ADFLTR at the start of current ADC conversion If ADPSIS = 0: Upper bits of ADRES at the start of current ADC conversion<sup>(1)</sup>

**Note 1:** If ADPSIS = 0, ADPREVH and ADPREVL are formatted the same way as ADRES is, depending on the ADFM bit.

## 32.2 Register Definitions: Comparator Control

Long bit name prefixes for the Comparators are shown in Table 32-1. Refer to **Section 1.4.2.2 "Long Bit Names"** for more information.

#### TABLE 32-1:

Peripheral	Bit Name Prefix			
C1	C1			
C2	C2			

#### REGISTER 32-1: CMxCON0: COMPARATOR x CONTROL REGISTER 0

R/W-0/0	R-0/0	U-0	R/W-0/0	U-0	U-1	R/W-0/0	R/W-0/0
EN	OUT	—	POL	—	—	HYS	SYNC
bit 7							bit 0

Legend:				
R = Readable bit	Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	EN: Comparator Enable bit
	1 = Comparator is enabled
bit 6	<b>OUI:</b> Comparator Output bit
	If $POL = 0$ (non-inverted polarity):
	1 = CxVP > CxVN
	0 = CxVP < CxVN
	If $POL = 1$ (inverted polarity):
	1 = C X V P < C X V N
	0 = CXVP > CXVN
bit 5	Unimplemented: Read as '0'
bit 4	POL: Comparator Output Polarity Select bit
	1 = Comparator output is inverted
	0 = Comparator output is not inverted
bit 3	Unimplemented: Read as '0'
bit 2	Unimplemented: Read as '1'
bit 1	HYS: Comparator Hysteresis Enable bit
	1 = Comparator hysteresis enabled
	0 = Comparator hysteresis disabled
bit 0	SYNC: Comparator Output Synchronous Mode bit
	1 = Comparator output to Timer1/3/5 and I/O pin is synchronous to changes on Timer1 clock source.
	0 = Comparator output to Timer1/3/5 and I/O pin is asynchronous
	Output updated on the falling edge of Timer1/3/5 clock source.

Mnemo	onic.			16-Bit Instruction Word				Status	
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIEN									
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	k, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	k	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	XXXX	XXXX	XXXX	None	4
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	—	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

#### TABLE 35-2: INSTRUCTION SET (CONTINUED)

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

# PIC18(L)F27/47K40

	WF	AND W with f		вс		Branch if	Carry				
Synta	IX:	ANDWF f {,d {,a}}			Syn	itax:	BC n				
Operands:		$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			Ope	erands:	$-128 \le n \le 127$				
					Ope	eration:	if CARRY bit is '1' (PC) + 2 + 2n $\rightarrow$ PC				
Operation:		(W) .AND. (f) $\rightarrow$ dest			Stat	tus Affected:	None				
Status Affected:		N, Z			End	odina:	1110	0010 nn	nn nnnn		
Enco	ncoding: 0001 01da ffff ffff		Des	scription.	If the CARE	Y hit is '1' the	en the program				
Descr	ription:	The contents of W are AND'ed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit-		Wo Cyc Q ( If J	rds: :les: Cycle Activity: lump: Q1	<ul> <li>will branch.</li> <li>The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.</li> <li>1</li> <li>1(2)</li> <li>Q2 Q3 Q4</li> </ul>					
Words:		1				Decode	Read literal	Process Data	Write to PC		
Cvcles:		1				No	No	No	No		
O Cycle Activity:						operation	operation	operation	operation		
,	Q1	Q2	Q3	Q4	lf N	lo Jump:					
Γ	Decode	Read	Process	Write to	]	Q1	Q2	Q3	Q4		
		register 'f'	Data	destination		Decode	Read literal 'n'	Process Data	No operation		
Example: ANDWF REG, 0, 0		Exa	Imple:	HERE	BC 5	operation					
Before Instruction				Before Instruction							
W = 17h REG = C2h After Instruction W = 02b						PC After Instructi If CARR PC	= address (HERE) ion RY = 1; = address (HERE + 12)				
	REG	= C2h				lf CARR PC	Y = 0; = address (HERE + 2)				

# PIC18(L)F27/47K40

DAW			Decimal Adjust W Register						
Syntax:			DAW						
Operands:			None						
Operation:			If [W<3:0> > 9] or [DC = 1] then (W<3:0>) + 6 $\rightarrow$ W<3:0>; else (W<3:0>) $\rightarrow$ W<3:0>;						
			If $[W<7:4> + DC > 9]$ or $[C = 1]$ then $(W<7:4>) + 6 + DC \rightarrow W<7:4>$ ; else $(W<7:4>) + DC \rightarrow W<7:4>$						
Statu	is Affected:	С	C						
Enco	oding:		0000 0000 0000						
Description:			DAW adjusts the 8-bit value in W, result- ing from the earlier addition of two vari- ables (each in packed BCD format) and produces a correct packed BCD result.						
Word	ds:	1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1	1	Q2	Q3		Q4			
	Decode	rec	Read uister W	Process Data		Write W			
Example1:				200					
			W						
Before Instruction									
	W C DC	= = =	A5h 0 0						
	After Instruction	n							
W = C = DC = Example 2:		= = =	= 05h = 1 = 0						
	Before Instruc	tion							
	W = C = DC =		CEh 0 0						
	After Instructio	n							
	W C DC	= = =	34h 1 0						

DECF	Decrement f							
Syntax:	DECF f {,d {,a}}							
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
Operation:	$(f) - 1 \rightarrow dest$							
Status Affected:	C, DC, N, OV, Z							
Encoding:	0000 01da ffff ffff							
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2 Q3 Q4							
Decode	ReadProcessWrite toregister 'f'Datadestination							
Example:DECFCNT,1,0Before Instruction $CNT = 01h$ $Z = 0$ After Instruction $CNT = 00h$ $Z = 1$								

PIC18LF27/47K40				Standard Operating Conditions (unless otherwise stated)					
PIC18F2									
Param.	0h.e.l	Device Obere deviction		<b>T</b> 4	Max.	Units	Conditions		
No.	Symbol		win.	тур.т			VDD	Note	
D100	IDD <sub>XT4</sub>	XT = 4 MHz	-	450	650	μΑ	3.0V		
D100	IDD <sub>XT4</sub>	XT = 4 MHz	_	550	750	μΑ	3.0V		
D100A	IDD <sub>XT4</sub>	XT = 4 MHz	—	310	_	μΑ	3.0V	PMD's all 1's	
D100A	IDD <sub>XT4</sub>	XT = 4 MHz	—	410	—	μΑ	3.0V	PMD's all 1's	
D101	IDD <sub>HFO16</sub>	HFINTOSC = 16 MHz	_	1.9	2.6	mA	3.0V		
D101	IDD <sub>HFO16</sub>	HFINTOSC = 16 MHz	—	2.0	2.7	mA	3.0V		
D101A	IDD <sub>HFO16</sub>	HFINTOSC = 16 MHz	—	1.4	_	mA	3.0V	PMD's all 1's	
D101A	IDD <sub>HFO16</sub>	HFINTOSC = 16 MHz	—	1.5	—	mA	3.0V	PMD's all 1's	
D102	IDD <sub>HFOPLL</sub>	HFINTOSC = 64 MHz	—	7.4	9.4	mA	3.0V		
D102	IDD <sub>HFOPLL</sub>	HFINTOSC = 64 MHz	—	7.5	9.5	mA	3.0V		
D102A	IDD <sub>HFOPLL</sub>	HFINTOSC = 64 MHz	—	5.2	—	mA	3.0V	PMD's all 1's	
D102A	IDD <sub>HFOPLL</sub>	HFINTOSC = 64 MHz	—	5.3	—	mA	3.0V	PMD's all 1's	
D103	IDD <sub>HSPLL32</sub>	HS+PLL = 64 MHz	-	6.9	8.9	mA	3.0V		
D103	IDD <sub>HSPLL32</sub>	HS+PLL = 64 MHz	_	7.0	9.0	mA	3.0V		
D103A	IDD <sub>HSPLL32</sub>	HS+PLL = 64 MHz	_	4.9	_	mA	3.0V	PMD's all 1's	
D103A	IDD <sub>HSPLL32</sub>	HS+PLL = 64 MHz	_	5.0	_	mA	3.0V	PMD's all 1's	
D104	IDD <sub>IDLE</sub>	IDLE mode, HFINTOSC = 16 MHz	_	1.05	—	mA	3.0V		
D104	IDDIDLE	IDLE mode, HFINTOSC = 16 MHz	—	1.15	—	mA	3.0V		
D105	IDD <sub>DOZE</sub> (3)	DOZE mode, HFINTOSC = 16 MHz, Doze Ratio = 16	—	1.1	—	mA	3.0V		
D105	IDD <sub>DOZE</sub> (3)	DOZE mode, HFINTOSC = 16 MHz, Doze Ratio = 16	—	1.2	—	mA	3.0V		

## TABLE 37-2: SUPPLY CURRENT (IDD)<sup>(1,2,4)</sup>

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from

rail-to-rail; all I/O pins are outputs driven low; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3:  $IDD_{DOZE} = [IDD_{IDLE}^{*}(N-1)/N] + IDD_{HFO} 16/N$  where N = DOZE Ratio (Register 6-2).

4: PMD bits are all in the default state, no modules are disabled.