



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 64MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                   |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT                                  |
| Number of I/O              | 25  |
| Program Memory Size        | 128KB (64K x 16)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 1K x 8  |
| RAM Size                   | 3.6K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 24x10b; D/A 1x5b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Through Hole  |
| Package / Case             | 28-DIP (0.300", 7.62mm)   |
| Supplier Device Package    | 28-SPDIP  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic18lf27k40-e-sp |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| R/W-1   | R/W-1  | R/W-1   | U-1  | U-1   | U-1                          | R/W-1           | R/W-1 |
|---|--|---|--|---|------------------------------|-----------------|-------|
| BORE  | N<1:0>   | LPBOREN   |  |   | _                            | PWRTE           | MCLRE |
| bit 7   |  | •   |  |   | •                            |                 | bit 0 |
|   |  |   |  |   |                              |                 |       |
| Legend:   |  |   |  |   |                              |                 |       |
| R = Readable  | bit  | W = Writable  | bit  | U = Unimple   | mented bit, read             | d as '1'        |       |
| -n = Value for b  | blank device   | '1' = Bit is set  |  | '0' = Bit is cle  | eared                        | x = Bit is unkr | nown  |
| bit 7-6 BOREN<1:0<br>When enabl<br>11 = Brown<br>10 = Brown<br>01 = Brown<br>00 = Brown |  | Brown-out Re<br>, Brown-out Re<br>ut Reset enable<br>ut Reset enable<br>ut Reset enable<br>ut Reset disable | set Enable bi<br>eset Voltage ('<br>ed, SBOREN<br>ed while runni<br>ed according t<br>ed | ts<br>VBOR) is set by<br>bit is ignored<br>ng, disabled in<br>to SBOREN | y BORV bit<br>n Sleep; SBORE | EN is ignored   |       |
| bit 5   | <b>LPBOREN</b> : Lo<br>1 = Low-Pow<br>0 = Low-Pow                                | w-Power BOR<br>ver Brown-out F<br>ver Brown-out F   | Enable bit<br>Reset is disab<br>Reset is enab  | led<br>led  |                              |                 |       |
| bit 4-2   | Unimplemente   | ed: Read as '1  | ,  |   |                              |                 |       |
| bit 1   | <b>PWRTE:</b> Power-up Timer Enable bit<br>1 = PWRT disabled<br>0 = PWRT enabled |   |  |   |                              |                 |       |
| bit 0   | MCLRE: Master If LVP = 1 RE3 pin fur If LVP = 0 1 = MCLR 0 = MCLR                | er Clear (MCLF<br>nction is MCLR<br>pin is MCLR<br>pin function is  | Provide the second state         Port defined f  | unction   |                              |                 |       |

# REGISTER 3-3: Configuration Word 2L (30 0002h): Supervisor

| Name    | Bit 7   | Bit 6   | Bit 5    | Bit 4 | Bit 3  | Bit 2 | Bit 1 | Bit 0 | Register<br>on Page |
|---------|---------|---------|----------|-------|--------|-------|-------|-------|---------------------|
| OSCCON1 | _       | N       | OSC<2:0> |       |        | NDIV< | 3:0>  |       | 36                  |
| OSCCON2 | —       | С       | OSC<2:0> |       |        | CDIV< | 3:0>  |       | 37                  |
| OSCCON3 | CSWHOLD | SOSCPWR | _        | ORDY  | NOSCR  | _     | _     | _     | 38                  |
| OSCSTAT | EXTOR   | HFOR    | MFOR     | LFOR  | SOR    | ADOR  | _     | PLLR  | 39                  |
| OSCTUNE | —       | _       |          |       | HFTUN  | <5:0> |       |       | 41                  |
| OSCFRQ  | —       | —       | _        | —     |        | HFFRQ | <3:0> |       | 40                  |
| OSCEN   | EXTOEN  | HFOEN   | MFOEN    | LFOEN | SOSCEN | ADOEN | —     | -     | 42                  |
| PIE1    | OSCFIE  | CSWIE   | _        | —     | —      | -     | ADTIE | ADIE  | 180                 |
| PIR1    | OSCFIF  | CSWIF   | —        | —     | —      | —     | ADTIF | ADIF  | 172                 |
| IPR1    | OSCFIP  | CSWIP   |          | _     | _      |       | ADTIP | ADIP  | 188                 |

TABLE 4-3:SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

#### TABLE 4-4: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

| Name    | Bits | Bit -/7 | Bit -/6 | Bit 13/5   | Bit 12/4 | Bit 11/3 | Bit 10/2 | Bit 9/1    | Bit 8/0  | Register<br>on Page |
|---------|------|---------|---------|------------|----------|----------|----------|------------|----------|---------------------|
|         | 13:8 |         | —       | FCMEN      | —        | CSWEN    | —        | —          | CLKOUTEN | 22                  |
| CONFIGT | 7:0  |         | F       | RSTOSC<2:0 | >        | _        | I        | EXTOSC<2:0 | >        | 23                  |

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

| U-0              | R/W-0/0   | R/W-0/0           | U-0          | U-0                   | R/W-0/0          | R/W-0/0          | R/W-0/0              |
|------------------|---|-------------------|--------------|-----------------------|------------------|------------------|----------------------|
| —                | DACMD   | ADCMD             | —            | —                     | CMP2MD           | CMP1MD           | ZCDMD <sup>(1)</sup> |
| bit 7            |   |                   |              |                       |                  |                  | bit 0                |
|                  |   |                   |              |                       |                  |                  |                      |
| Legend:          |   |                   |              |                       |                  |                  |                      |
| R = Readable     | e bit   | W = Writable I    | bit          | U = Unimplen          | nented bit, read | as '0'           |                      |
| u = Bit is unc   | hanged  | x = Bit is unkn   | iown         | -n/n = Value a        | at POR and BO    | R/Value at all c | other Resets         |
| '1' = Bit is set |   | '0' = Bit is clea | ared         | q = Value dep         | ends on condit   | ion              |                      |
|                  |   |                   |              |                       |                  |                  |                      |
| bit 7            | Unimplemen  | ted: Read as '0   | )'           |                       |                  |                  |                      |
| bit 6            | DACMD: Disa   | able DAC bit      |              |                       |                  |                  |                      |
|                  | 1 = DAC mod   | dule disabled     |              |                       |                  |                  |                      |
|                  | 0 = DAC mod   | dule enabled      |              |                       |                  |                  |                      |
| bit 5            | ADCMD: Disa   | able ADC bit      |              |                       |                  |                  |                      |
|                  | 1 = ADC model = | dule disabled     |              |                       |                  |                  |                      |
| <b>h</b> # 4 0   |   | dule enabled      | <b>,</b> ,   |                       |                  |                  |                      |
| DIT 4-3          | Unimplemen  | ted: Read as (    | )            |                       |                  |                  |                      |
| bit 2            | CMP2MD: Di  | sable Compara     | tor CMP2 bit |                       |                  |                  |                      |
|                  | 1 = CMP2 m  | odule disabled    |              |                       |                  |                  |                      |
| bit 1            |   |                   | tor CMD1 bit |                       |                  |                  |                      |
| DILI             |   |                   |              |                       |                  |                  |                      |
|                  | 1 = CMP1 module disabled<br>0 = CMP1 module enabled   |                   |              |                       |                  |                  |                      |
| bit 0            | ZCDMD: Disa   | able Zero-Cross   | Detect modul | le bit <sup>(1)</sup> |                  |                  |                      |
|                  | 1 = ZCD mod   | ule disabled      |              |                       |                  |                  |                      |
|                  | 0 = ZCD mod   | ule enabled       |              |                       |                  |                  |                      |
|                  |   |                   |              |                       |                  |                  |                      |

### REGISTER 7-3: PMD2: PMD CONTROL REGISTER 2

**Note 1:** Subject to ZCD bit in CONFIG2H.

# PIC18(L)F27/47K40



When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various Status conditions.



#### FIGURE 26-3: SPI MASTER/SLAVE CONNECTION



# FIGURE 26-14: I<sup>2</sup>C SLAVE, 7-BIT ADDRESS, RECEPTION (SEN = 0, AHEN = 0, DHEN = 0)

PIC18(L)F27/47K40



# FIGURE 26-15: I<sup>2</sup>C SLAVE, 7-BIT ADDRESS, RECEPTION (SEN = 1, AHEN = 0, DHEN = 0)

PIC18(L)F27/47K40

# 26.10.7 I<sup>2</sup>C Master Mode Reception

Master mode reception (Figure 26-29) is enabled by programming the Receive Enable bit, RCEN bit of the SSP1CON2 register.

| Note: | The MSSP module must be in an Idle      |
|-------|---|
|       | state before the RCEN bit is set or the |
|       | RCEN bit will be disregarded.           |

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPxCON2 register.

# 26.10.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPSR. It is cleared when the SSPxBUF register is read.

# 26.10.7.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when eight bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

# 26.10.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

- 26.10.7.4 Typical Receive Sequence:
- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. User writes SSPxBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 6. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 7. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the master clocks in a byte from the slave.
- 9. After the eighth falling edge of SCL, SSPxIF and BF are set.
- 10. Master clears SSPxIF and reads the received byte from SSPUF, clears BF.
- 11. Master sets the ACK value sent to slave in the ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Master's ACK is clocked out to the slave and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.

| TABLE 27-7: | SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER |
|-------------|---|
|             | TRANSMISSION  |

| Name     | Bit 7                                 | Bit 6     | Bit 5   | Bit 4     | Bit 3        | Bit 2      | Bit 1   | Bit 0   | Register<br>on Page |
|----------|---------------------------------------|-----------|---------|-----------|--------------|------------|---------|---------|---------------------|
| BAUDxCON | ABDOVF                                | RCIDL     |         | SCKP      | BRG16        | —          | WUE     | ABDEN   | 395                 |
| INTCON   | GIE/GIEH                              | PEIE/GIEL | IPEN    | _         | _            | INT2EDG    | INT1EDG | INT0EDG | 170                 |
| PIE3     | RC2IE                                 | TX2IE     | RC1IE   | TX1IE     | BCL2IE       | SSP2IE     | BCL1IE  | SSP1IE  | 182                 |
| PIR3     | RC2IF                                 | TX2IF     | RC1IF   | TX1IF     | BCL2IF       | SSP2IF     | BCL1IF  | SSP1IF  | 174                 |
| IPR3     | RC2IP                                 | TX2IP     | RC1IP   | TX1IP     | BCL2IP       | SSP2IP     | BCL1IP  | SSP1IP  | 190                 |
| RCxSTA   | SPEN                                  | RX9       | SREN    | CREN      | ADDEN        | FERR       | OERR    | RX9D    | 394                 |
| RxyPPS   | _                                     | _         | -       |           |              | RxyPPS<4:0 | >       |         | 218                 |
| TXxPPS   | _                                     | —         |         |           |              | TXPPS<4:0> | •       |         | 216                 |
| SPxBRGH  |                                       |           | EUSARTx | Baud Rate | Generator, H | igh Byte   |         |         | 404*                |
| SPxBRGL  | EUSARTx Baud Rate Generator, Low Byte |           |         |           |              |            | 404*    |         |                     |
| TXxREG   | EUSARTx Transmit Data Register        |           |         |           |              |            | 396*    |         |                     |
| TXxSTA   | CSRC                                  | TX9       | TXEN    | SYNC      | SENDB        | BRGH       | TRMT    | TX9D    | 393                 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master transmission.

\* Page provides register information.

# 27.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXxSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXxSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCxSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCxSTA register enables the EUSART.

### 27.5.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 27.5.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode.

If two words are written to the TXxREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXxREG register.
- 3. The TXxIF bit will not be set.
- After the first character has been shifted out of TSR, the TXxREG register will transfer the second character to the TSR and the TXxIF bit will now be set.
- 5. If the PEIE and TXxIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.

- 27.5.2.2 Synchronous Slave Transmission Setup
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CKx pin (if applicable).
- 3. Clear the CREN and SREN bits.
- 4. If interrupts are desired, set the TXxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXxREG register.

# 31.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Result formatting
- Conversion Trigger Selection
- ADC Acquisition Time
- ADC Precharge Time
- Additional Sample and Hold Capacitor
- Single/Double Sample Conversion
- Guard Ring Outputs

# 31.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 15.0 "I/O Ports"** for more information.

**Note:** Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

# 31.1.2 CHANNEL SELECTION

There are several channel selections available:

- Eight PORTA pins (RA<7:0>)
- Eight PORTB pins (RB<7:0>)
- Eight PORTC pins (RC<7:0>)
- Eight PORTD pins (RD<7:0>), PIC18(L)F45/46K40PIC18(L)F47K40 only)
- Three PORTE pins (RE<2:0>), PIC18(L)F47K40 only
- Temperature Indicator
- DAC output
- Fixed Voltage Reference (FVR)
- AVss (ground)

The ADPCH register determines which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. 0

Refer to **Section 31.2 "ADC Operation**" for more information.

Note: It is recommended that when switching from an ADC channel of a higher voltage to a channel of a lower voltage, the software selects the Vss channel before switching. If the ADC does not have a dedicated Vss input channel, the Vss selection (DAC1R<4:0> = b'00000') through the DAC output channel can be used. If the DAC is in use, a free input channel can be connected to Vss, and can be used in place of the DAC.

| R/W-0/0  | R/W-0/0   | R/W-0/0            | R/W-0/0                            | R/W-0/0   | R/W-0/0                            | R/W-0/0 | R/W-0/0 |  |  |  |
|--|-----------|--------------------|------------------------------------|---|------------------------------------|---------|---------|--|--|--|
|  |           |                    | ADPF                               | RE<7:0>   |                                    |         |         |  |  |  |
| bit 7  |           |                    |                                    |   |                                    |         | bit 0   |  |  |  |
|  |           |                    |                                    |   |                                    |         |         |  |  |  |
| Legend:  |           |                    |                                    |   |                                    |         |         |  |  |  |
| R = Readable bit   |           | W = Writable       | W = Writable bit                   |   | U = Unimplemented bit, read as '0' |         |         |  |  |  |
| u = Bit is unc   | hanged    | x = Bit is unknown |                                    | -n/n = Value at POR and BOR/Value at all other Resets |                                    |         |         |  |  |  |
| '1' = Bit is set   | t         | '0' = Bit is clea  | ared                               |   |                                    |         |         |  |  |  |
|  |           |                    |                                    |   |                                    |         |         |  |  |  |
| bit 7-0  | ADPRE<7:0 | >: Precharge Ti    | me Select bits                     | S   |                                    |         |         |  |  |  |
| 11111111 = Precharge time is 2<br>11111110 = Precharge time is 2 |           |                    | e is 255 clocks<br>a is 254 clocks | s of the selected                                     | ADC clock                          |         |         |  |  |  |
|  | •         | - i iconarge time  |                                    |   |                                    |         |         |  |  |  |
|  | •         |                    |                                    |   |                                    |         |         |  |  |  |

# REGISTER 31-9: ADPRE: ADC PRECHARGE TIME CONTROL REGISTER

00000001 = Precharge time is 1 clock of the selected ADC clock 00000000 = Precharge time is not included in the data conversion cycle

#### REGISTER 31-10: ADACQ: ADC ACQUISITION TIME CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | ADACO   | Q<7:0>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

| bit 7-0 | ADACQ<7:0>: Acquisition (charge share time) Select bits<br>11111111 = Acquisition time is 255 clocks of the selected ADC clock<br>11111110 = Acquisition time is 254 clocks of the selected ADC clock |
|---------|---|
|         | •   |
|         |   |
|         | 00000001 = Acquisition time is 1 clock of the selected ADC clock<br>00000000 = Acquisition time is not included in the data conversion cycle  |
| Nata    | If ADDEE is not actual to $(a^2)$ than ADACO - b <sup>2</sup> 00000000 means Assumption time is 250 at  |

**Note:** If ADPRE is not equal to '0', then ADACQ = b'00000000 means Acquisition time is 256 clocks of the selected ADC clock.

### **REGISTER 31-13: ADCNT: ADC REPEAT COUNTER REGISTER**

| R/W-x/u                                 | R/W-x/u | R/W-x/u           | R/W-x/u        | R/W-x/u          | R/W-x/u        | R/W-x/u      | R/W-x/u |
|---|---------|-------------------|----------------|------------------|----------------|--------------|---------|
|   |         |                   | ADCN           | T<7:0>           |                |              |         |
| bit 7                                   |         |                   |                |                  |                |              | bit 0   |
|   |         |                   |                |                  |                |              |         |
| Legend:                                 |         |                   |                |                  |                |              |         |
| R = Readable bit W = Writable bit       |         | bit               | U = Unimpler   | nented bit, read | d as '0'       |              |         |
| u = Bit is unchanged x = Bit is unknown |         | iown              | -n/n = Value a | at POR and BC    | R/Value at all | other Resets |         |
| '1' = Bit is set                        |         | '0' = Bit is clea | ared           |                  |                |              |         |

bit 7-0 **ADCNT<7:0>**: ADC Repeat Count bits Determines the number of times that the ADC is triggered before the threshold is checked when the computation is Low-pass Filter, Burst Average, or Average modes. See Table 31-2 for more details.

#### REGISTER 31-14: ADFLTRH: ADC FILTER HIGH BYTE REGISTER

| R-x          | R-x | R-x | R-x | R-x | R-x | R-x | R-x   |  |
|--------------|-----|-----|-----|-----|-----|-----|-------|--|
| ADFLTR<15:8> |     |     |     |     |     |     |       |  |
| bit 7        |     |     |     |     |     |     | bit 0 |  |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

bit 7-0 ADFLTR<15:8>: ADC Filter Output Most Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.

#### REGISTER 31-15: ADFLTRL: ADC FILTER LOW BYTE REGISTER

| R-x   | R-x         | R-x | R-x | R-x | R-x | R-x | R-x   |  |  |
|-------|-------------|-----|-----|-----|-----|-----|-------|--|--|
|       | ADFLTR<7:0> |     |     |     |     |     |       |  |  |
| bit 7 |             |     |     |     |     |     | bit 0 |  |  |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

bit 7-0 ADFLTR<7:0>: ADC Filter Output Least Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.

© 2016-2017 Microchip Technology Inc.

# **REGISTER 31-16:** ADRESH: ADC RESULT REGISTER HIGH, ADFM = 0

| R/W-x/u                                 | R/W-x/u | R/W-x/u            | R/W-x/u        | R/W-x/u          | R/W-x/u        | R/W-x/u      | R/W-x/u |
|---|---------|--------------------|----------------|------------------|----------------|--------------|---------|
|   |         |                    | ADRE           | S<9:2>           |                |              |         |
| bit 7                                   |         |                    |                |                  |                |              | bit 0   |
|   |         |                    |                |                  |                |              |         |
| Legend:                                 |         |                    |                |                  |                |              |         |
| R = Readable bit W = Writable bit       |         | t                  | U = Unimpler   | nented bit, read | d as '0'       |              |         |
| u = Bit is unchanged x = Bit is unknown |         | wn                 | -n/n = Value a | at POR and BC    | R/Value at all | other Resets |         |
| '1' = Bit is set                        |         | '0' = Bit is clear | ed             |                  |                |              |         |

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result.

#### **REGISTER 31-17: ADRESL: ADC RESULT REGISTER LOW, ADFM = 0**

| R/W-x/u | R/W-x/u | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|---------|---------|-----|-----|-----|-----|-----|-------|
| ADRES   | 6<1:0>  | —   | —   | —   | —   | —   | —     |
| bit 7   |         |     |     |     |     |     | bit 0 |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

bit 7-6ADRES<1:0>: ADC Result Register bits. Lower two bits of 10-bit conversion result.bit 5-0Reserved: Do not use.

#### REGISTER 31-18: ADRESH: ADC RESULT REGISTER HIGH, ADFM = 1

| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x/u | R/W-x/u |
|-------|-----|-----|-----|-----|-----|---------|---------|
| —     | —   | —   | —   | —   | —   | ADRE    | S<9:8>  |
| bit 7 |     |     |     |     |     |         | bit 0   |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Sample Result bits. Upper two bits of 10-bit conversion result.



# 33.5 Applications

In many applications, it is desirable to detect a drop below, or rise above, a particular voltage threshold. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a High-Voltage Detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 33-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage, VA, the HLVD logic generates an interrupt at time, TA. The interrupt could cause the execution of an Interrupt Service Routine (ISR), which would allow the application to perform "housekeeping tasks" and a controlled shutdown before the device voltage exits the valid operating range at TB. This would give the application a time window, represented by the difference between TA and TB, to safely exit.



# PIC18(L)F27/47K40

| RETURN Return from Subroutine                        |                                    |  |   |               |                     |  |  |  |
|--|------------------------------------|--|---|---------------|---------------------|--|--|--|
| Synta  | ax:                                | RETURN   | RETURN {s}  |               |                     |  |  |  |
| Oper   | ands:                              | $s \in [0,1]$  |   |               |                     |  |  |  |
| $\begin{array}{llllllllllllllllllllllllllllllllllll$ |                                    |  |   |               | anged               |  |  |  |
| Statu  | s Affected:                        | None   |   |               |                     |  |  |  |
| Enco   | ding:                              | 0000   | 0000  | 0001          | 001s                |  |  |  |
| Desc   | ription:                           | Return from<br>popped an<br>is loaded ir<br>'s'= 1, the<br>registers, V<br>are loaded<br>registers, V<br>'s' = 0, no<br>occurs (de | Return from subroutine. The stack is<br>popped and the top of the stack (TOS)<br>is loaded into the program counter. If<br>'s'= 1, the contents of the shadow<br>registers, WS, STATUSS and BSRS,<br>are loaded into their corresponding<br>registers, W, Status and BSR. If<br>'s' = 0, no update of these registers |               |                     |  |  |  |
| Word   | ls:                                | 1  |   |               |                     |  |  |  |
| Cycle  | es:                                | 2  |   |               |                     |  |  |  |
| QC   | ycle Activity:                     |  |   |               |                     |  |  |  |
|  | Q1                                 | Q2   | Q   | 3             | Q4                  |  |  |  |
|  | Decode                             | No<br>operation  | Proce<br>Dat  | ess l<br>a fr | POP PC<br>rom stack |  |  |  |
|  | No                                 | No No No   |   |               |                     |  |  |  |
|  | operation                          | operation  | opera   | tion c        | operation           |  |  |  |
| <u>Exan</u>  | n <u>ple:</u><br>After Instruction | RETURN   |   |               |                     |  |  |  |

After Instruction: PC = TOS

| RLCF  | Rotate Lo   | eft f through   | Carry                |  |  |  |
|---|---|---|----------------------|--|--|--|
| Syntax:   | RLCF f  | {,d {,a}}   |                      |  |  |  |
| Operands:   | 0 ≤ f ≤ 255<br>d ∈ [0,1]<br>a ∈ [0,1]   | 0 ≤ f ≤ 255<br>d ∈ [0,1]<br>a ∈ [0,1]   |                      |  |  |  |
| Operation:  | $(f \le n >) \rightarrow d$<br>$(f \le 7 >) \rightarrow C$<br>$(C) \rightarrow dest$  | lest <n +="" 1="">,<br/>),<br/>t&lt;0&gt;</n>   |                      |  |  |  |
| Status Affected:  | C, N, Z   |   |                      |  |  |  |
| Encoding:   | 0011  | 01da fff  | f ffff               |  |  |  |
|   | one bit to t<br>flag. If 'd' is<br>W. If 'd' is<br>in register<br>If 'a' is '0',<br>selected. If<br>select the<br>If 'a' is '0' a<br>set is enab<br>operates in<br>Addressing<br>$f \le 95$ (5Fh<br><b>35.2.3 "By</b><br>ented Inst<br>Offset Moo | The contents of register T are rotated<br>one bit to the left through the CARRY<br>flag. If 'd' is '0', the result is placed in<br>W. If 'd' is '1', the result is stored back<br>in register 'f' (default).<br>If 'a' is '0', the Access Bank is<br>selected. If 'a' is '1', the BSR is used to<br>select the GPR bank.<br>If 'a' is '0' and the extended instruction<br>set is enabled, this instruction<br>operates in Indexed Literal Offset<br>Addressing mode whenever<br>$f \le 95$ (5Fh). See Section<br><b>35.2.3 "Byte-Oriented and Bit-Ori-<br/>ented Instructions in Indexed Literal</b><br><b>Offset Mode</b> " for details. |                      |  |  |  |
| Wordo:  | 4   |   |                      |  |  |  |
| Cyclos:   | 1   |   |                      |  |  |  |
| O Cycle Activity:   | I   |   |                      |  |  |  |
| Q1  | Q2  | Q3  | Q4                   |  |  |  |
| Decode  | Read<br>register 'f'  | Process<br>Data   | Write to destination |  |  |  |
| Example:  | RLCF  | REG, 0,   | 0                    |  |  |  |
| Before Instruction         REG       =       1110       0110         C       =       0         After Instruction         REG       =       1110       0110         W       =       1100       1100         C       =       1       1100 |   |   |                      |  |  |  |

# 35.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

| Note: | Enabling                                | the | PIC18     | instruction   | set   |  |  |
|-------|---|-----|-----------|---------------|-------|--|--|
|       | extension                               | may | cause lee | gacy applicat | tions |  |  |
|       | to behave erratically or fail entirely. |     |           |               |       |  |  |

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (Section 10.7.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0), or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 35.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

# 35.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM<sup>TM</sup> assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option,  $/_Y$ , or the PE directive in the source listing.

# 35.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18(L)F2x/ 4xK40, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

| Standard Operating Conditions (unless otherwise stated) |                                     |  |            |          |        |       |   |  |
|---|-------------------------------------|--|------------|----------|--------|-------|---|--|
| Param<br>No.  | Sym.                                | Characteristic                             | Min.       | Typ†     | Max.   | Units | Conditions  |  |
| Data EEPROM Memory Specifications                       |                                     |  |            |          |        |       |   |  |
| MEM20   | ED                                  | DataEE Byte Endurance                      | 100k       | —        | —      | E/W   | $-40^\circ C \leq T A \leq +85^\circ C$   |  |
| MEM21   | T <sub>D_RET</sub>                  | Characteristic Retention                   |            | 40       | _      | Year  | Provided no other specifications are violated   |  |
| MEM22   | N <sub>D_REF</sub>                  | Total Erase/Write Cycles before<br>Refresh | 1M<br>500k | 10M<br>— |        | E/W   | $\begin{array}{l} -40^\circ C \leq T_A \leq +60^\circ C \\ -40^\circ C \leq T_A \leq +85^\circ C \end{array}$ |  |
| MEM23   | $V_{D_{RW}}$                        | VDD for Read or Erase/Write operation      | VDDMIN     | —        | VDDMAX | V     |   |  |
| MEM24   | $T_{D_{BEW}}$                       | Byte Erase and Write Cycle Time            | -          | 4.0      | 5.0    | ms    |   |  |
| Program   | Program Flash Memory Specifications |  |            |          |        |       |   |  |
| MEM30   | E <sub>P</sub>                      | Flash Memory Cell Endurance                | 10k        | —        | _      | E/W   | -40°C ≤ TA ≤ +85°C<br>(Note 1)  |  |
| MEM32   | T <sub>P_RET</sub>                  | Characteristic Retention                   |            | 40       | _      | Year  | Provided no other specifications are violated   |  |
| MEM33   | $V_{P_{RD}}$                        | VDD for Read operation                     | VDDMIN     | —        | VDDMAX | V     |   |  |
| MEM34   | $V_{P_{REW}}$                       | VDD for Row Erase or Write operation       | VDDMIN     | —        | VDDMAX | V     |   |  |
| MEM35   | T <sub>P_REW</sub>                  | Self-Timed Row Erase or Self-Timed Write   | _          | 2.0      | 2.5    | ms    |   |  |

# TABLE 37-5: MEMORY PROGRAMMING SPECIFICATIONS

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Flash Memory Cell Endurance for the Flash memory is defined as: One Row Erase operation and one Self-Timed Write.

# 28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                         | Units  | M        | ILLIMETERS | 3    |
|-------------------------|--------|----------|------------|------|
| Dimension               | Limits | MIN      | NOM        | MAX  |
| Number of Pins          | N      |          | 28         |      |
| Pitch                   | е      | 0.65 BSC |            |      |
| Overall Height          | Α      | 0.80     | 0.80 0.90  |      |
| Standoff                | A1     | 0.00     | 0.02       | 0.05 |
| Terminal Thickness      | A3     | 0.20 REF |            |      |
| Overall Width           | E      | 6.00 BSC |            |      |
| Exposed Pad Width       | E2     | 3.65     | 3.70       | 4.20 |
| Overall Length          | D      | 6.00 BSC |            |      |
| Exposed Pad Length      | D2     | 3.65     | 3.70       | 4.20 |
| Terminal Width          | b      | 0.23     | 0.30       | 0.35 |
| Terminal Length         | L      | 0.50     | 0.55       | 0.70 |
| Terminal-to-Exposed Pad | K      | 0.20     | -          | -    |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105C Sheet 2 of 2

# 40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



|                        | Units  | N         | <b>IILLIMETER</b> | S    |  |
|------------------------|--------|-----------|-------------------|------|--|
| Dimension              | Limits | MIN       | NOM               | MAX  |  |
| Number of Pins         | N      | 40        |                   |      |  |
| Pitch                  | е      | 0.40 BSC  |                   |      |  |
| Overall Height         | A      | 0.45      | 0.50              | 0.55 |  |
| Standoff               | A1     | 0.00      | 0.02              | 0.05 |  |
| Contact Thickness      | A3     | 0.127 REF |                   |      |  |
| Overall Width          | E      | 5.00 BSC  |                   |      |  |
| Exposed Pad Width      | E2     | 3.60      | 3.70              | 3.80 |  |
| Overall Length         | D      |           | 5.00 BSC          |      |  |
| Exposed Pad Length     | D2     | 3.60      | 3.70              | 3.80 |  |
| Contact Width          | b      | 0.15      | 0.20              | 0.25 |  |
| Contact Length         | L      | 0.30      | 0.40              | 0.50 |  |
| Contact-to-Exposed Pad | K      | 0.20      | -                 | -    |  |

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-156A Sheet 2 of 2