

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf27k40-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	-		-						
U-1	U-1	R/W-1	U-1	R/W-1	U-1	U-1	R/W-1		
—	—	FCMEN	—	CSWEN	—	_	CLKOUTEN		
bit 7							bit 0		
Legend:									
R = Readable b	oit	W = Writable	bit	U = Unimple	mented bit, read	d as '1'			
-n = Value for b	lank device	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 7-6	Unimplemente	ed: Read as '1	3						
bit 5	FCMEN: Fail-S	Safe Clock Mor	nitor Enable b	it					
	1 = FSCM time	er enabled							
h:+ 4			3						
DIL 4	Unimplemente	ed: Read as 1							
bit 3	CSWEN: Clock	k Switch Enabl	e bit						
	1 = Writing to I		IV is allowed	hongod by you	raaftwara				
1.104				nangeu by use	ersonware				
bit 2-1	Unimplemente	ed: Read as '1	,						
bit 0	CLKOUTEN: (Clock Out Enat	ole bit						
	If FEXTOSC =	HS, XT, LP, th	<u>en this bit is i</u>	<u>gnored</u>					
	Otherwise:								
	1 = CLKOUT function is disabled; I/O or oscillator function on OSC2								
	U - CLROUTI	unction is ena	ueu, FUSC/4	ciock appears	s al 0302				

REGISTER 3-2: Configuration Word 1H (30 0001h): Oscillators

4.3.1.5 Secondary Oscillator

The secondary oscillator is a separate oscillator block that can be used as an alternate system clock source. The secondary oscillator is optimized for 32.768 kHz, and can be used with an external crystal oscillator connected to the SOSCI and SOSCO device pins, or an external clock source connected to the SOSCIN pin. The secondary oscillator can be selected during run-time using clock switching. Refer to **Section 4.4 "Clock Switching"** for more information.

FIGURE 4-5: QUARTZ CRYSTAL OPERATION (SECONDARY OSCILLATOR)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for PIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)
 - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
 - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

4.3.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the RSTOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the NOSC<2:0> bits in the OSCCON1 register to switch the system clock source to the internal oscillator during run-time. See Section 4.4 "Clock Switching" for more information.

In INTOSC mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators that can produce two internal system clock sources.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory-calibrated and operates from 1 to 64 MHz. The frequency of HFINTOSC can be selected through the OSCFRQ Frequency Selection register, and fine-tuning can be done via the OSCTUNE register.
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) is factory-calibrated and operates at 31 kHz.

10.5 Register Definitions: Status

	U-Z. STATU	5. STATUS	LOISTER				
U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
_	TO	PD	Ν	OV	Z	DC	С
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	Unimplomon	tod: Dood oo '	o'				
bit 6		leu. Reau as	U				
DILO	1 = Set at no	wer-up or by e	vecution of CT	DWDT OF SLEE			
	0 = A WDT ti	me-out occurre	ed				
bit 5	PD: Power-D	own bit					
	1 = Set at po	wer-up or by e	xecution of CI	LRWDT instruct	ion		
	0 = Set by ex	ecution of the	SLEEP instruc	ction			
bit 4	N: Negative b	it used for sigr	ed arithmetic	(2's compleme	ent); indicates if	the result is ne	egative,
		L). It is negative					
	0 = The result	It is positive					
bit 3	OV: Overflow	bit used for sig	ned arithmeti	ic (2's compler	nent); indicates	an overflow of	the 7-bit
	magnitude, w	hich causes the	e sign bit (bit i	7) to change s	tate.		
	1 = Overflow	occurred for c	urrent signed	arithmetic ope	ration		
h # 0		ow occurred					
DIL 2	\mathbf{Z} : Zero bit	It of an arithme	tic or logic on	eration is zero			
	0 = The result	It of an arithme	tic or logic op	eration is not z	zero		
bit 1	DC: Digit Car	ry/Borrow bit (2	ADDWF, ADDLW	I, SUBLW, SUBV	VF instructions)	1)	
	1 = A carry-o	out from the 4th	low-order bit	of the result of	ccurred		
	0 = No carry-	out from the 41	h low-order b	it of the result			
bit 0	C: Carry/Borr	ow bit (Addwf,	ADDLW, SUBL	W, SUBWF instr	ructions) ^(1,2)		
	1 = A carry-o	out from the Mo	st Significant	bit of the resul	t occurred		
	0 = INO carry	-out from the M	OSt Significan		uit occurrea	····	at of the
NOTE 1: FOR B	orrow, the pola	nty is reversed	. A SUDTractio	n is executed t	by adding the tw	os complemen	it of the
2. For B	otate (RRE RLI	F) instructions	this hit is load	led with either	the high or low-	order bit of the	Source

REGISTER 10-2: STATUS: STATUS REGISTER

2: For Rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the Source register.

10.6.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. Each FSR pair holds a 12-bit value, therefore, the four upper bits of the FSRnH register are not used. The 12-bit FSR value can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers; they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

10.6.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers which cannot be directly read or written. Accessing these registers actually accesses the location to which the associated FSR register pair points, and also performs a specific action on the FSR value. They are:

- POSTDEC: accesses the location to which the FSR points, then automatically decrements the FSR by 1 afterwards
- POSTINC: accesses the location to which the FSR points, then automatically increments the FSR by 1 afterwards
- PREINC: automatically increments the FSR by one, then uses the location to which the FSR points in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the location to which the result points in the operation.

In this context, accessing an INDF register uses the value in the associated FSR register without changing it. Similarly, accessing a PLUSW register gives the FSR value an offset by that in the W register; however, neither W nor the FSR is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR register.



FIGURE 10-6: INDIRECT ADDRESSING

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

TABLE 11-3: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

FIGURE 11-3:

TABLE POINTER BOUNDARIES BASED ON OPERATION



FXAMPLE 11_4·	WRITING TO PROGRAM FLASH MEMORY

	MOVLW	D'64'	; number of bytes in erase block
	MOVWF	COUNTER	
	MOVLW	BUFFER_ADDR_HIGH	; point to buffer
	MOVWF	FSROH	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWE	FSRUL	
	MOVLW	CODE_ADDR_UPPER	; Load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	CODE ADDR LOW	
	MOVLW	TRIDTRI	
PEAD BLOCK	140 V W1		
KEAD_BHOCK	TBL.PD*+		: read into TABLAT and inc
	MOVE	TABLAT W	; get data
	MOVWE	POSTINCO	; store data
	DECESZ	COUNTER	; done?
	BRA	READ BLOCK	; repeat
MODIFY WORD			
	MOVLW	BUFFER ADDR HIGH	; point to buffer
	MOVWF	FSR0H	-
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
	MOVLW	NEW_DATA_LOW	; update buffer word
	MOVWF	POSTINC0	
	MOVLW	NEW_DATA_HIGH	
	MOVWF	INDF0	
ERASE_BLOCK			
	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
	BCF	NVMCONI, NVMREGO	; point to Program Flash Memory
	BSF	NVMCONI, NVMREGI	; point to Program Flash Memory
	BSF	NVMCON1, WREN	; enable write to memory
	BSF	INTCON CIE	, enable trase operation
	MOVIW	55b	/ disable interrupts
Pequired	MOVINE	NUMCON2	: write 55h
Sequence	MOVLW	AAb	/ WIICC 5511
bequeinee	MOVWE	NVMCON2	; write OAAh
	BSF	NVMCON1 WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	TBLRD*-		i dummy read decrement
	MOVLW	BUFFER ADDR HIGH	; point to buffer
	MOVWF	FSR0H	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL -	
WRITE_BUFFEF	R_BACK		
	MOVLW	BlockSize	; number of bytes in holding register
	MOVWF	COUNTER	
	MOVLW	D'64'/BlockSize	; number of write blocks in 64 bytes
	MOVWF	COUNTER2	

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	
—	—	—	_	—	TMR5GIF	TMR3GIF	TMR1GIF	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7-3	Unimplemen	ted: Read as '	0'					
bit 2	TMR5GIF: TN	/IR5 Gate Inter	rupt Flag bit					
	1 = TMR5 gat	te interrupt occ	urred (must be	e cleared in so	ftware)			
b :4	0 = NO TWR5	gate occurred						
DIT 1	TMR3GIF: TN	/IR3 Gate Inter	rupt Flag bit		6			
	 1 = TMR3 gate interrupt occurred (must be cleared in software) 0 = No TMR3 gate occurred 							
bit 0) TMR1GIF: TMR1 Gate Interrupt Flag bit							
	1 = TMR1 gat 0 = No TMR1	te interrupt occ gate occurred	urred (must be	e cleared in so	ftware)			
		0						

REGISTER 14-7: PIR5: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 5

15.3.3 RE3 WEAK PULL-UP

The port RE3 pin has an individually controlled weak internal pull-up. When set, the WPUE3 bit enables the RE3 pin pull-up. When the RE3 port pin is configured as MCLR, (CONFIG2L, MCLRE = 1 and CONFIG4H, LVP = 0), or configured for Low-Voltage Programming, (MCLRE = x and LVP = 1), the pull-up is always enabled and the WPUE3 bit has no effect.

15.3.4 INTERRUPT-ON-CHANGE

The interrupt-on-change feature is available only on the RE3 pin for all devices. For further details refer to **Section 14.11 "Interrupt-on-Change"**.

18.3 **Programmable Prescaler**

A software programmable prescaler is available for exclusive use with Timer0. There are 16 prescaler options for Timer0 ranging in powers of two from 1:1 to 1:32768. The prescaler values are selected using the T0CKPS<3:0> bits of the T0CON1 register.

The prescaler is not directly readable or writable. Clearing the prescaler register can be done by writing to the TMR0L register or the T0CON0, T0CON1 registers or by any Reset.

18.4 **Programmable Postscaler**

A software programmable postscaler (output divider) is available for exclusive use with Timer0. There are 16 postscaler options for Timer0 ranging from 1:1 to 1:16. The postscaler values are selected using the TOOUTPS<3:0> bits of the TOCON0 register.

The postscaler is not directly readable or writable. Clearing the postscaler register can be done by writing to the TMR0L register or the T0CON0, T0CON1 registers or by any Reset.

18.5 **Operation During Sleep**

When operating synchronously, Timer0 will halt. When operating asynchronously, Timer0 will continue to increment and wake the device from Sleep (if Timer0 interrupts are enabled) provided that the input clock source is active.

18.6 Timer0 Interrupts

The Timer0 interrupt flag bit (TMR0IF) is set when either of the following conditions occur:

- 8-bit TMR0L matches the TMR0H value
- 16-bit TMR0 rolls over from 'FFFFh'

When the postscaler bits (T0OUTPS<3:0>) are set to 1:1 operation (no division), the T0IF flag bit will be set with every TMR0 match or rollover. In general, the TMR0IF flag bit will be set every T0OUTPS +1 matches or rollovers.

If Timer0 interrupts are enabled (TMR0IE bit of the PIE0 register = '1'), the CPU will be interrupted and the device may wake from Sleep (see **Section 18.2 "Clock Source Selection"** for more details).

18.7 Timer0 Output

The Timer0 output can be routed to any I/O pin via the RxyPPS output selection register (see **Section 17.0 "Peripheral Pin Select (PPS) Module**" for additional information). The Timer0 output can also be used by other peripherals, such as the auto-conversion trigger of the Analog-to-Digital Converter. Finally, the Timer0 output can be monitored through software via the Timer0 output bit (TOOUT) of the TOCON0 register (Register 18-1).

TMR0_out will be a pulse of one postscaled clock period when a match occurs between TMR0L and PR0 (Period register for TMR0) in 8-bit mode, or when TMR0 rolls over in 16-bit mode. The Timer0 output is a 50% duty cycle that toggles on each TMR0_out rising clock edge.

REGISTER 19-4: TMRxGATE: TIMERx GATE ISM REGISTER

U-0	U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
_	—	—	_	GSS<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	u = unchanged

bit 7-4 Unimplemented: Read as '0'

bit 3-0 **GSS<3:0>:** Timerx Gate Source Selection bits

688	Timer1	Timer3	Timer5
033	Gate Source	Gate Source	Gate Source
1111	Reserved	Reserved	Reserved
1110	ZCDOUT	ZCDOUT	ZCDOUT
1101	CMP2OUT	CMP2OUT	CMP2OUT
1100	CMP1OUT	CMP1OUT	CMP1OUT
1011	PWM4OUT	PWM4OUT	PWM4OUT
1010	PWM3OUT	PWM3OUT	PWM3OUT
1001	CCP2OUT	CCP2OUT	CCP2OUT
1000	CCP1OUT	CCP10UT	CCP1OUT
0111	TMR6OUT (post-scaled)	TMR6OUT (post-scaled)	TMR6OUT (post-scaled)
0110	TMR5 overflow	TMR5 overflow	Reserved
0101	TMR4OUT (post-scaled)	TMR4OUT (post-scaled)	TMR4OUT (post-scaled)
0100	TMR3 overflow	Reserved	TMR3 overflow
0011	TMR2OUT (post-scaled)	TMR2OUT (post-scaled)	TMR2OUT (post-scaled)
0010	Reserved	TMR1 overflow	TMR1 overflow
0001	TMR0 overflow	TMR0 overflow	TMR0 overflow
0000	Pin selected by T1GPPS	Pin selected by T3GPPS	Pin selected by T5GPPS



U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
	_		DBR<5:0>				
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimple	mented bit, read	as '0'	
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	red	q = Value de	pends on condit	on	
bit 7-6	Unimplemen	ted: Read as '0)'				
bit 5-0	DBR<5:0>: (WG Rising Edg	je Triggered I	Dead-Band Co	unt bits		
	11 1111 =	63-64 CWG clo	ck periods				
	11 1110 =	62-63 CWG clo	ck periods				
	•						
	00 0010 = 00 0001 = 00 0000 =	2-3 CWG clock 1-2 CWG clock 0 CWG clock pe	periods periods eriods. Dead-	band generatio	on is bypassed		

REGISTER 24-8: CWG1DBR: CWG RISING DEAD-BAND COUNT REGISTER

REGISTER 24-9: CWG1DBF: CWG FALLING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	—		DBF<5:0>					
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6	Unimplemented: Read as '0'					
bit 5-0	DBF<5:0>: CWG Falling Edge Triggered Dead-Band Count bits					
	11 1111 = 63-64 CWG clock periods					
	11 1110 = 62-63 CWG clock periods					
	•					
	00 0010 = 2-3 CWG clock periods					
	00 0001 = 1-2 CWG clock periods					
	00 0000 = 0 CWG clock periods. Dead-band generation is bypassed.					

25.6 Carrier Source Polarity Select

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high source is enabled by setting the MDCHPOL bit of the MDCON1 register. Inverting the signal for the carrier low source is enabled by setting the MDCLPOL bit of the MDCON1 register.

25.7 Programmable Modulator Data

The MDBIT of the MDCON0 register can be selected as the source for the modulator signal. This gives the user the ability to program the value used for modulation.

25.8 Modulated Output Polarity

The modulated output signal provided on the DSM pin can also be inverted. Inverting the modulated output signal is enabled by setting the MDOPOL bit of the MDCON0 register.

25.9 Operation in Sleep Mode

The DSM module is not affected by Sleep mode. The DSM can still operate during Sleep, if the Carrier and Modulator input sources are also still operable during Sleep. Refer to **Section 6.0 "Power-Saving Operation Modes"** for more details.

25.10 Effects of a Reset

Upon any device Reset, the DSM module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

25.11 Peripheral Module Disable

The DSM module can be completely disabled using the PMD module to achieve maximum power saving. The DSMMD bit of PMD5 (Register 7-6) when set disables the DSM module completely. When enabled again all the registers of the DSM module default to POR status.





26.3 SPI Mode Registers

The MSSP module has five registers for SPI mode operation. These are:

- MSSP STATUS register (SSPxSTAT)
- MSSP Control register 1 (SSPxCON1)
- MSSP Control register 3 (SSPxCON3)
- MSSP Data Buffer register (SSPxBUF)
- MSSP Address register (SSPxADD)
- MSSP Shift register (SSPSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STATUS registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower six bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 26.11 "Baud Rate Generator**".

SSPSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPSR and SSPxBUF together create a buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPSR.

© 2016-2017 Microchip Technology Inc.

27.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXxSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXxSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCxSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCxSTA register enables the EUSART.

27.5.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 27.5.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode.

If two words are written to the TXxREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXxREG register.
- 3. The TXxIF bit will not be set.
- After the first character has been shifted out of TSR, the TXxREG register will transfer the second character to the TSR and the TXxIF bit will now be set.
- 5. If the PEIE and TXxIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.

- 27.5.2.2 Synchronous Slave Transmission Setup
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CKx pin (if applicable).
- 3. Clear the CREN and SREN bits.
- 4. If interrupts are desired, set the TXxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXxREG register.

PIC18(L)F27/47K40

REGISTER 31-2: ADCON1: ADC CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0
ADPPOL	ADIPEN	ADGPOL	-	-	-	-	ADDSEN
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 ADDPOL: Precharge Polarity bit If ADPRE>0x00:

	Action During 1st Precharge Stage					
ADFFUL	External (selected analog I/O pin)	Internal (AD sampling capacitor)				
1	Shorted to AVDD	C _{HOLD} shorted to Vss				
0	Shorted to Vss	C _{HOLD} shorted to AVDD				

Otherwise:

The bit is ignored

bit 6 ADIPEN: A/D Inverted Precharge Enable bit

If ADDSEN = 1

- 1 = The precharge and guard signals in the second conversion cycle are the opposite polarity of the first cycle
- 0 = Both Conversion cycles use the precharge and guards specified by ADPPOL and ADGPOL

Otherwise:

The bit is ignored

bit 5 ADGPOL: Guard Ring Polarity Selection bit

- 1 = ADC guard Ring outputs start as digital high during Precharge stage
- 0 = ADC guard Ring outputs start as digital low during Precharge stage

bit 4-1 Unimplemented: Read as '0'

bit 0 ADDSEN: Double-sample enable bit

- 1 = Two conversions are performed on each trigger. Data from the first conversion appears in ADPREV
- 0 = One conversion is performed for each trigger

REGISTER 31-16: ADRESH: ADC RESULT REGISTER HIGH, ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	bit U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unkno	wn	n -n/n = Value at POR and BOR/Value at all othe			other Resets
'1' = Bit is set		'0' = Bit is clear	ed				

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result.

REGISTER 31-17: ADRESL: ADC RESULT REGISTER LOW, ADFM = 0

R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	U-0	U-0
ADRES	6<1:0>	—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6ADRES<1:0>: ADC Result Register bits. Lower two bits of 10-bit conversion result.bit 5-0Reserved: Do not use.

REGISTER 31-18: ADRESH: ADC RESULT REGISTER HIGH, ADFM = 1

U-0	U-0	U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u
—	—	—	—	—	—	ADRES<9:8>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Sample Result bits. Upper two bits of 10-bit conversion result.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	
	_	_	—	_	_	INTP	INTN	
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at F	n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown			
bit 7-2	Unimplemente	ed: Read as '0'						
bit 1	INTP: Compa	rator Interrupt	on Positive-Go	oing Edge Ena	ble bit			
	 1 = The CxIF interrupt flag will be set upon a positive-going edge of the CxOUT bit 0 = No interrupt flag will be set on a positive-going edge of the CxOUT bit 							
bit 0	INTN: Compa	rator Interrupt	on Negative-G	oing Edge En	able bit			
	1 = The CxIF interrupt flag will be set upon a negative-going edge of the CxOUT bit							

REGISTER 32-2: CMxCON1: COMPARATOR x CONTROL REGISTER 1

0 = No interrupt flag will be set on a negative-going edge of the CxOUT bit

REGISTER 32-3: CMxNCH: COMPARATOR x INVERTING CHANNEL SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	—	—	_		NCH<2:0>	
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-3 Unimplemented: Read as '0'

bit 2-0 NCH<2:0>: Comparator Inverting Input Channel Select bits

111 = AVss

110 = FVR_Buffer2

101 = CxNCH not connected

- 100 = CxNCH not connected
- 011 = CxIN3-
- 010 = CxIN2-
- 001 = CxIN1-
- 000 = CxIN0-

37.2 Standard Operating Conditions

The standard operating of	conditions for any device are defined as:	
Operating Voltage: Operating Temperature:	$\label{eq:VDDMAX} \begin{array}{l} VDDMIN \leq VDD \leq VDDMAX \\ TA_MIN \leq TA \leq TA_MAX \end{array}$	
VDD — Operating Supp	ly Voltage ⁽¹⁾	
PIC18LF27/47K40)	
Vddmin (Fosc ≤ 16 MHz)	+1.8V
Vddmin (Fosc ≤ 32 MHz)	+2.5V
VDDMIN (Fosc ≤ 64 MHz)	+3.0V
VDDMAX.	· · · · · · · · · · · · · · · · · · ·	+3.6V
PIC18F27/47K40		
VDDMIN (Fosc ≤ 16 MHz)	+2.3V
VDDMIN (Fosc ≤ 32 MHz)	+2.5V
VDDMIN (+3.0V
VDDMAX.	·	+5.5V
TA — Operating Ambier	nt Temperature Range	
Industrial Tempera	ature	
TA MIN		-40°C
Extended Tempera	ature	
TA MIN		-40°C
TA_MAX		+125°C
Note 1: See Paramet	er Supply Voltage, DS Characteristics: Supply Voltage	s.





TABLE 37-21: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)						
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
US120	ТскН2ртV	SYNC XMIT (Master and Slave) Clock high to data-out valid	_	80	ns	$3.0V \leq V\text{DD} \leq 5.5V$
			_	100	ns	$1.8V \leq V\text{DD} \leq 5.5V$
US121	TCKRF	Clock out rise time and fall time (Master mode)	—	45	ns	$3.0V \le V\text{DD} \le 5.5V$
			_	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$
US122	TDTRF	Data-out rise time and fall time	_	45	ns	$3.0V \leq V\text{DD} \leq 5.5V$
			_	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$

FIGURE 37-15: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 37-22: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)						
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-setup before CK \downarrow (DT hold time)	10		ns	
US126	TCKL2DTL	Data-hold after CK \downarrow (DT hold time)	15		ns	