

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf27k40-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R/W-1	R/W-1	R/W-1	U-1	U-1	U-1	R/W-1	R/W-1
BORE	N<1:0>	LPBOREN			_	PWRTE	MCLRE
bit 7		•					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '1'	
-n = Value for b	blank device	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7-6 <b>BOREN&lt;1:0&gt;:</b> Brown-out Reset Enable bits When enabled, Brown-out Reset Voltage (VBOR) is set by BORV bit 11 = Brown-out Reset enabled, SBOREN bit is ignored 10 = Brown-out Reset enabled while running, disabled in Sleep; SBOREN is ignored 01 = Brown-out Reset enabled according to SBOREN 00 = Brown-out Reset disabled							
bit 5	LPBOREN:11202Low-Pow	w-Power BOR ver Brown-out F ver Brown-out F	Enable bit Reset is disab Reset is enab	led led			
bit 4-2	Unimplemente	ed: Read as '1	,				
bit 1	<pre>bit 1 PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled</pre>						
bit 0	MCLRE: Master If LVP = 1 RE3 pin fur If LVP = 0 1 = MCLR 0 = MCLR	er Clear (MCLF nction is MCLR pin is MCLR pin function is	Provide the second state         Port defined f	unction			

#### REGISTER 3-3: Configuration Word 2L (30 0002h): Supervisor



# SIMPLIFIED PIC® MCU CLOCK SOURCE BLOCK DIAGRAM

<b>REGISTER 4</b>	-6: OSC	TUNE: HFINT		G REGISTER			
U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_			HFTU	N<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
u = Bit is unchanged x = Bit is unknown			-n/n = Value a	at POR and BC	R/Value at all	other Resets	
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7-6	Unimpleme	nted: Read as	0'				
bit 5-0	HFTUN<5:0	>: HFINTOSC F	Frequency Tu	ning bits			
	01 1111 =	Maximum frequ	ency				
	•						
	•						
	•						
	00 0000 =	Center frequence (default value).	cy. Oscillator r	nodule is runnin	g at the calibra	ited frequency	
	•						
	•						
	•						
	10 0000 =	Minimum freque	ency				

### 6.2.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. Low-Power Brown-Out Reset (LPBOR), if enabled
- 4. POR Reset
- 5. Windowed Watchdog Timer, if enabled
- 6. All interrupt sources except clock switch interrupt can wake-up the part.

The first five events will cause a device Reset. The last one event is considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 8.13 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 2) is prefetched. For the device to wake-up through an interrupt event, the corresponding Interrupt Enable bit must be enabled, as well as the Peripheral Interrupt Enable bit (PEIE = 1), for every interrupt not in PIRO. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes-up from Sleep, regardless of the source of wake-up.

Upon a wake from a Sleep event, the core will wait for a combination of three conditions before beginning execution. The conditions are:

- · PFM Ready
- COSC-Selected Oscillator Ready
- BOR Ready (unless BOR is disabled)

### 6.2.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source, with the exception of the clock switch interrupt, has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared
- If the interrupt occurs **during or after** the execution of a SLEEP instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

# TABLE 10-4: SPECIAL FUNCTION REGISTER MAP FOR PIC18(L)F27/47K40 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
F5Fh	ADPCH	F31h	FVRCON	F03h	RD4PPS <sup>(1)</sup>	ED5h	WDTPSH	EA7h	T3CKIPPS
F5Eh	ADPRE	F30h	HLVDCON1	F02h	RD3PPS <sup>(1)</sup>	ED4h	WDTPSL	EA6h	T1GPPS
F5Dh	ADCAP	F2Fh	HLVDCON0	F01h	RD2PPS <sup>(1)</sup>	ED3h	WDTCON1	EA5h	T1CKIPPS
F5Ch	ADACQ	F2Eh	ANSELE <sup>(2)</sup>	F00h	RD1PPS <sup>(2)</sup>	ED2h	WDTCON0	EA4h	T0CKIPPS
F5Bh	ADCON3	F2Dh	WPUE	EFFh	RD0PPS <sup>(2)</sup>	ED1h	PIR7	EA3h	INT2PPS
F5Ah	ADCON2	F2Ch	ODCONE <sup>(2)</sup>	EFEh	RC7PPS	ED0h	PIR6	EA2h	INT1PPS
F59h	ADCON1	F2Bh	SLRCONE <sup>(2)</sup>	EFDh	RC6PPS	ECFh	PIR5	EA1h	<b>INTOPPS</b>
F58h	ADREF	F2Ah	INLVLE	EFCh	RC5PPS	ECEh	PIR4	EA0h	PPSLOCK
F57h	ADCLK	F29h	IOCEP	EFBh	RC4PPS	ECDh	PIR3	E9Fh	BAUD2CON
F56h	ADACT	F28h	IOCEN	EFAh	RC3PPS	ECCh	PIR2	E9Eh	TX2STA
F55h	MDCARH	F27h	IOCEF	EF9h	RC2PPS	ECBh	PIR1	E9Dh	RC2STA
F54h	MDCARL	F26h	ANSELD <sup>(2)</sup>	EF8h	RC1PPS	ECAh	PIR0	E9Ch	SP2BRGH
F53h	MDSRC	F25h	WPUD <sup>(2)</sup>	EF7h	RC0PPS	EC9h	PIE7	E9Bh	SP2BRGL
F52h	MDCON1	F24h	ODCOND <sup>(2)</sup>	EF6h	RB7PPS	EC8h	PIE6	E9Ah	TX2REG
F51h	MDCON0	F23h	SLRCOND <sup>(2)</sup>	EF5h	RB6PPS	EC7h	PIE5	E99h	RC2REG
F50h	SCANDTRIG	F22h	INLVLD <sup>(2)</sup>	EF4h	RB5PPS	EC6h	PIE4	E98h	SSP2CON3
F4Fh	SCANCON0	F21h	ANSELC	EF3h	RB4PPS	EC5h	PIE3	E97h	SSP2CON2
F4Eh	SCANHADRU	F20h	WPUC	EF2h	RB3PPS	EC4h	PIE2	E96h	SSP2CON1
F4Dh	SCANHADRH	F1Fh	ODCONC	EF1h	RB2PPS	EC3h	PIE1	E95h	SSP2STAT
F4Ch	SCANHADRL	F1Eh	SLRCONC	EF0h	RB1PPS	EC2h	PIE0	E94h	SSP2MSK
F4Bh	SCANLADRU	F1Dh	INLVLC	EEFh	RB0PPS	EC1h	IPR7	E93h	SSP2ADD
F4Ah	SCANLADRH	F1Ch	IOCCP	EEEh	RA7PPS	EC0h	IPR6	E92h	SSP2BUF
F49h	SCANLADRL	F1Bh	IOCCN	EEDh	RA6PPS	EBFh	IPR5	E91h	SSP2SSPPS
F48h	CWG1STR	F1Ah	IOCCF	EECh	RA5PPS	EBEh	IPR4	E90h	SSP2DATPPS
F47h	CWG1AS1	F19h	ANSELB	EEBh	RA4PPS	EBDh	IPR3	E8Fh	SSP2CLKPPS
F46h	CWG1AS0	F18h	WPUB	EEAh	RA3PPS	EBCh	IPR2	E8Eh	TX2PPS
F45h	CWG1CON1	F17h	ODCONB	EE9h	RA2PPS	EBBh	IPR1	E8Dh	RX2PPS
F44h	CWG1CON0	F16h	SLRCONB	EE8h	RA1PPS	EBAh	IPR0		
F43h	CWG1DBF	F15h	INLVLB	EE7h	RA0PPS	EB9h	SSP1SSPPS		
F42h	CWG1DBR	F14h	IOCBP	EE6h	PMD5	EB8h	SSP1DATPPS		
F41h	CWG1ISM	F13h	IOCBN	EE5h	PMD4	EB7h	SSP1CLKPPS		
F40h	CWG1CLKCON	F12h	IOCBF	EE4h	PMD3	EB6h	TX1PPS		
F3Fh	CLKRCLK	F11h	ANSELA	EE3h	PMD2	EB5h	RX1PPS		
F3Eh	CLKRCON	F10h	WPUA	EE2h	PMD1	EB4h	MDSRCPPS		
F3Dh	CMOUT	F0Fh	ODCONA	EE1h	PMD0	EB3h	MDCARHPPS		
F3Ch	CM1PCH	F0Eh	SLRCONA	EE0h	BORCON	EB2h	MDCARLPPS		
F3Bh	CM1NCH	F0Dh	INLVLA	EDFh	VREGCON <sup>(1)</sup>	EB1h	CWGINPPS		
F3Ah	CM1CON1	F0Ch	IOCAP	EDEh	OSCFRQ	EB0h	CCP2PPS		
F39h	CM1CON0	F0Bh	IOCAN	EDDh	OSCTUNE	EAFh	CCP1PPS		
F38h	CM2PCH	F0Ah	IOCAF	EDCh	OSCEN	EAEh	ADACTPPS		
F37h	CM2NCH	F09h	RE2PPS <sup>(2)</sup>	EDBh	OSCSTAT	EADh	T6INPPS		
F36h	CM2CON1	F08h	RE1PPS <sup>(2)</sup>	EDAh	OSCCON3	EACh	T4INPPS		
F35h	CM2CON0	F07h	RE0PPS <sup>(2)</sup>	ED9h	OSCCON2	EABh	T2INPPS		
F34h	DAC1CON1	F06h	RD7PPS <sup>(2)</sup>	ED8h	OSCCON1	EAAh	T5GPPS		
F33h	DAC1CON0	F05h	RD6PPS <sup>(2)</sup>	ED7h	CPUDOZE	EA9h	T5CKIPPS		
F32h	ZCDCON	F04h	RD5PPS <sup>(2)</sup>	ED6h	WDTTMR	EA8h	T3GPPS		

**Note 1:** Not available on LF parts

2: Not available on PIC18(L)F27K40 (28-pin variants).

# REGISTER 13-9: CRCXORH: CRC XOR HIGH BYTE REGISTER

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			X<1	5:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	lown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets

bit 7-0 X<15:8>: XOR of Polynomial Term XN Enable bits

#### REGISTER 13-10: CRCXORL: CRC XOR LOW BYTE REGISTER

'0' = Bit is cleared

R/W-x/x	U-1						
			X<7:1>				—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 X<7:1>: XOR of Polynomial Term XN Enable bits

bit 0 Unimplemented: Read as '1'

'1' = Bit is set

R/W-0/0

R/W-0/0

HLVDIF	ZCDIF	—	_	_	—	C2IF	C1IF
bit 7	•	•				·	bit 0
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						iown	
bit 7	HLVDIF: HLV	D Interrupt Flag	g bit				
	1 = HLVD inte	errupt event ha	is occurred				
	0 = HLVD integration of the second	errupt event ha	is not occurre	d or has not be	en set up		
bit 6	ZCDIF: Zero-	Cross Detect Ir	nterrupt Flag b	bit			
	1 = ZCD Out	put has change	ed (must be cl	eared in softwa	are)		
	0 = ZCD Out	put has not cha	anged				
bit 5-2	Unimplemen	ted: Read as '	0'				
bit 1	C2IF: Compa	rator 2 Interrup	t Flag bit				
1 = Comparator C2 output has changed (must be cleared by software)							
	0 = Compara	tor C2 output h	as not chang	ed			
bit 0	C1IF: Compa	rator 1 Interrup	t Flag bit				
	1 = Compara	tor C1 output h	nas changed (	must be cleare	ed by software)		
	0 = Compara	tor C1 output h	as not chang	ed			

#### PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 **REGISTER 14-4:**

U-0

U-0

U-0

U-0

R/W-0/0

R/W-0/0

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0
SCANIE	CRCIE	NVMIE		—	<u> </u>	—	CWG1IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	SCANIE: SCA 1 = Enabled 0 = Disabled	AN Interrupt En	able bit				
bit 6 CRCIE: CRC Interrupt Enable bit 1 = Enabled 0 = Disabled							
bit 5	<b>NVMIE:</b> NVM 1 = Enabled 0 = Disabled	Interrupt Enab	le bit				
bit 4-1	Unimplement	ted: Read as 'd	)'				
bit 0	<b>CWG1IE:</b> CW 1 = Enabled 0 = Disabled	/G Interrupt Ena	able bit				

# REGISTER 14-17: PIE7: PERIPHERAL INTERRUPT ENABLE REGISTER 7

#### 20.5.5 SOFTWARE START ONE-SHOT MODE

In One-Shot mode the timer resets and the ON bit is cleared when the timer value matches the PRx period value. The ON bit must be set by software to start another timer cycle. Setting MODE<4:0> = 01000 selects One-Shot mode which is illustrated in Figure 20-8. In the example, ON is controlled by BSF and BCF instructions. In the first case, a BSF instruction sets ON and the counter runs to completion and clears ON. In the second case, a BSF instruction starts the cycle, BCF/BSF instructions turn the counter off and on during the cycle, and then it runs to completion.

When One-Shot mode is used in conjunction with the CCP PWM operation the PWM pulse drive starts concurrent with setting the ON bit. Clearing the ON bit while the PWM drive is active will extend the PWM drive. The PWM drive will terminate when the timer value matches the CCPRx pulse width value. The PWM drive will remain off until software sets the ON bit to start another cycle. If software clears the ON bit after the CCPRx match but before the PRx match then the PWM drive will be extended by the length of time the ON bit remains cleared. Another timing cycle can only be initiated by setting the ON bit after it has been cleared by a PRx period count match.

FIGURE 20-8: SOFTWARE START ONE-SHOT MODE TIMING DIAGRAM (MODE = 01000)



#### 20.5.10 LEVEL-TRIGGERED HARDWARE LIMIT ONE-SHOT MODES

The Level-Triggered Hardware Limit One-Shot modes hold the timer in Reset on an external Reset level and start counting when both the ON bit is set and the external signal is not at the Reset level. If one of either the external signal is not in Reset or the ON bit is set then the other signal being set/made active will start the timer. Reset levels are selected as follows:

- Low Reset level (MODE<4:0> = 10110)
- High Reset level (MODE<4:0> = 10111)

When the timer count matches the PRx period count, the timer is reset and the ON bit is cleared. When the ON bit is cleared by either a PRx match or by software control the timer will stay in Reset until both the ON bit is set and the external signal is not at the Reset level.

When Level-Triggered Hardware Limit One-Shot modes are used in conjunction with the CCP PWM operation the PWM drive goes active with either the external signal edge or the setting of the ON bit, whichever of the two starts the timer.

# 20.7 Register Definitions: Timer2/4/6 Control

Long bit name prefixes for the Timer2/4/6 peripherals are shown in Table 20-2. Refer to **Section 1.4.2.2 "Long Bit Names"** for more information. **TABLE 20-2:** 

Peripheral	Bit Name Prefix
Timer2	T2
Timer4	T4
Timer6	T6



#### FIGURE 21-4: SIMPLIFIED PWM BLOCK DIAGRAM

# 24.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces half-bridge, full-bridge, and steering of PWM waveforms. It is backwards compatible with previous CCP functions. The PIC18(L)F2x/4xK40 family has one instance of the CWG module.

The CWG has the following features:

- Six operating modes:
  - Synchronous Steering mode
  - Asynchronous Steering mode
  - Full-Bridge mode, Forward
  - Full-Bridge mode, Reverse
  - Half-Bridge mode
  - Push-Pull mode
- Output polarity control
- Output steering
- Independent 6-bit rising and falling event deadband timers
  - Clocked dead band
  - Independent rising and falling dead-band enables
- Auto-shutdown control with:
  - Selectable shutdown sources
  - Auto-restart option
  - Auto-shutdown pin override control

# 24.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 24.6 "Dead-Band Control"**.

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in **Section 24.10 "Auto-Shutdown"**.

# 24.2 Operating Modes

The CWG module can operate in six different modes, as specified by the MODE<2:0> bits of the CWG1CON0 register:

- Half-Bridge mode
- Push-Pull mode
- Asynchronous Steering mode
- Synchronous Steering mode
- Full-Bridge mode, Forward
- Full-Bridge mode, Reverse

All modes accept a single pulse data input, and provide up to four outputs as described in the following sections.

All modes include auto-shutdown control as described in Section 24.10 "Auto-Shutdown"

Note: Except as noted for Full-bridge mode (Section 24.2.3 "Full-Bridge Modes"), mode changes should only be performed while EN = 0 (Register 24-1).

#### 24.2.1 HALF-BRIDGE MODE

In Half-Bridge mode, two output signals are generated as true and inverted versions of the input as illustrated in Figure 24-2. A non-overlap (dead-band) time is inserted between the two outputs to prevent shoot through current in various power supply applications. Dead-band control is described in **Section 24.6 "Dead-Band Control"**. The output steering feature cannot be used in this mode. A basic block diagram of this mode is shown in Figure 24-1.

The unused outputs CWG1C and CWG1D drive similar signals, with polarity independently controlled by the POLC and POLD bits of the CWG1CON1 register, respectively.





# 26.3 SPI Mode Registers

The MSSP module has five registers for SPI mode operation. These are:

- MSSP STATUS register (SSPxSTAT)
- MSSP Control register 1 (SSPxCON1)
- MSSP Control register 3 (SSPxCON3)
- MSSP Data Buffer register (SSPxBUF)
- MSSP Address register (SSPxADD)
- MSSP Shift register (SSPSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STATUS registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower six bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 26.11 "Baud Rate Generator**".

SSPSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPSR and SSPxBUF together create a buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPSR.

© 2016-2017 Microchip Technology Inc.

#### 26.9.3 SLAVE TRANSMISSION

When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 26.9.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPSR register. Then the SCL pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

#### 26.9.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIR register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

#### 26.9.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 26-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit set is received by the Slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7.  $R/\overline{W}$  is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.

Note 1: If the master ACKs the clock will be stretched.

 ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.

- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	—	—	INT2EDG	INT1EDG	INT0EDG	170
PIE1	OSCFIE	CSWIE	_	_	_	_	ADTIE	ADIE	180
PIR1	OSCFIF	CSWIF	_	_	_	_	ADTIF	ADIF	172
ADCON0	ADON	ADCON	-	ADCS	_	ADFM	_	ADGO	448
ADCON1	ADPPOL	ADIPEN	ADGPOL	—	_	—	—	ADDSEN	449
ADCON2	ADPSIS	ADPSIS ADCRS<2:0> ADACLR ADMD<2:0>							
ADCON3	ADCALC<2:0>     ADSOI     ADTMD<2:0>								451
ADACT	—	—	—	—		ADAC	T<4:0>		450
ADRESH				ADRES	SH<7:0>				458, 458
ADRESL				ADRES	SL<7:0>				458, 459
ADPREVH				ADPRE	V<15:8>				459
ADPREVL				ADPRE	EV<7:0>				460
ADACCH	ADACC<15:8>							460	
ADACCL	ADACC<7:0>							460	
ADSTPTH	ADSTPT<15:8>							461	
ADSTPT	ADSTPT<7:0>							461	
ADERRL	ADERR<7:0>							462	
ADLTHH				ADLTH	l<15:8>				462
ADLTHL				ADLTI	H<7:0>				462
ADUTHH				ADUTH	1<15:8>				463
ADUTHL				ADUT	H<7:0>				463
ADSTAT	ADAOV	ADUTHR	ADLTHR	ADMATH		ADSTA	T<3:0>		452
ADCLK	—	—			ADCS	S<5:0>			453
ADREF	—	—	—	ADNREF	—	—	ADPRE	F<1:0>	453
ADPCH	—	—			ADPC	H<5:0>			454
ADPRE				ADPR	E<7:0>				455
ADACQ				ADAC	Q<7:0>				455
ADCAP	— — — ADCAP<4:0>							456	
ADRPT	ADRPT<7:0>							456	
ADCNT				ADCN	T<7:0>				457
				ADFLT	R<15:8>				457
			TOEN	ADELT	K :U	(D<1.0)			457
	FVREN	FVRRUY	ISEN	ISRNG	CDAFV	NC1P-4-0		K<1:U>	423
		HEOR	MEOR	LEOR	SOR			DIID	429
00001A1	LATOR	TH UK		LIUK	300	ADON		I LLN	39

TABLE 31-5:	SUMMARY OF REGISTERS ASSOCIATED WITH ADC
-------------	--

Legend: - = unimplemented read as '0'. Shaded cells are not used for the ADC module.

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0		
_	_	_	_	_		PCH<2:0>			
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' =		'1' = Bit is set	l' = Bit is set '0' = Bit is clea		ared x = Bit is unknown				
bit 7-3	Unimplemen	ted: Read as 'd	כי						
bit 2-0 PCH<2:0>: Comparator Non-Inverting Input Channel Select bits									

# **REGISTER 32-4: CMxPCH: COMPARATOR x NON-INVERTING CHANNEL SELECT REGISTER**

111	=	AVss	

110 = FVR Buffer2

101 = DAC\_Output

100 = CxPCH not connected

011 = CxPCH not connected

- 010 = CxPCH not connected
- 001 = CxIN1+
- 000 = CxIN0+

# **REGISTER 32-5: CMOUT: COMPARATOR OUTPUT REGISTER**

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
—	—	—	—	—	—	MC2OUT	MC10UT
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 1 MC2OUT: Mirror copy of C2OUT bit

bit 0	MC10UT: Mirror copy of C10UT bit
-------	----------------------------------

MULLW		Multiply	Multiply literal with W							
Synta	ax:	MULLW	MULLW k							
Oper	ands:	$0 \le k \le 25$	$0 \le k \le 255$							
Oper	ation:	(W) x k $\rightarrow$	PRODH:	PROD	L					
Statu	is Affected:	None								
Enco	oding:	0000	1101	kkkl	k kkk	k				
Desc	ription:	An unsign out betwe 8-bit litera placed in pair. PRO W is unch None of th Note that possible in is possible	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected.							
Word	ls:	1								
Cycle	es:	1								
QC	ycle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read literal 'k'	Proce Data	ess a	Write register PRODH PRODI	s I: -				
<u>Exan</u>	nple: Before Instruc	MULLW	0C4h							
	W	= F	2h							
	PRODH PRODL After Instructio	= ? = ? = ?	211							
	W PRODH PRODL	= E = A = 0	2h Dh 8h							

MULWF		Multiply	Multiply W with f					
Syntax:		MULWF	f {,a}					
Operands	8:	0 ≤ f ≤ 25 a ∈ [0,1]	5					
Operation	n:	(W) x (f) –	→ PRODH	:PRODL				
Status Af	fected:	None						
Encoding	:	0000	001a	ffff	ffff			
Descriptio	on:	An unsign out betwe register fil result is st register pa high byte. unchange None of tt Note that possible in result is p If 'a' is '0', selected. to select t If 'a' is '0' set is ena operates i Addressin $f \le 95$ (5F <b>35.2.3 "By</b> ented Ins Offset Mo	0000001affffffffAn unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged.None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f $\leq$ 95 (5Fh). See Section 35.2.3 "Byte-Oriented and Bit-Ori-					
Words:		1						
Cycles:		1						
Q Cycle	Activity:							
	Q1	Q2	Q3		Q4			
	ecode	Read register 'f'	Proces Data	ss F F	Write egisters PRODH: PRODL			
Example: MULWF REG, 1								

Before Instruction

Defore manualion		
W REG PRODH PRODL	= = =	C4h B5h ? ?
After Instruction		
W REG PRODH PRODL	= = =	C4h B5h 8Ah 94h

SLEEP Enter Sleep mode											
Syntax:	SLEEP			S							
Operands:	None			C							
Operation:	$\begin{array}{l} 00h \rightarrow WE \\ 0 \rightarrow \underline{WDT} \\ 1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$	)T, postscaler,		(							
Status Affected:	TO, PD	TO, PD									
Encoding:	0000	0000 000	00 0011	Г							
Description:	The Powe cleared. T is set. Wat caler are c The proce with the os	r-down Status he Time-out St chdog Timer a cleared. ssor is put into scillator stoppe	bit (PD) is tatus bit (TO) and its posts- o Sleep mode td.								
Words:	1										
Cycles:	1										
Q Cycle Activity:											
Q1	Q2	Q3	Q4								
Decode	No operation	Process Data	Go to Sleep								
Example:	SLEEP			v							
Before Instruct TO = PD = After Instructio TO = PD =	tion ? ? on 1 † 0			C							
† If WDT causes v	wake-up, this t	bit is cleared.		Ē							
				E							
				E							

SUBFWB			Subtract f from W with borrow					
Synta	ax:		SUB	FWB	f {,d {,;	a}}		
Oper	ands:		$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Dper	ation:		(W) –	- (f) –	$(\overline{C}) \rightarrow de$	est		
Statu	s Affected:		N, O	/, C, [	DC, Z			
Encoding:			010	01	01da	fff	f	ffff
Description:			Subtract register 'f' and CARRY flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section <b>35.2.3 "Byte-Oriented and Bit-Ori- ented Instructions in Indexed Literal</b>					
Vord	ls:		1					
Cycle	es:		1					
Q C	vcle Activity:							
	Q1		Q2		Q3			Q4
	Decode	r	Read egiste	d r'f'	Proce Data	ess a	V de	Vrite to stination
xan	nple 1:		SUBF	WB	REG,	1, 0		
	Before Instruc REG W C After Instructic REG W C Z N	tior = = = = = = =	3 2 1 FF 2 0 0	: res	sult is ne	aative	9	
xan	nple <u>2</u> :		SUBF	WB	REG,	0, 0		
	Before Instruc REG W C After Instructic REG W	tior = = on =	2 5 1 2 3					
	C Z N	=	1 0 0	· res	sult is po	sitive		
xar	nple 3:	-	SUBF	WB	REG,	1, 0		
	Before Instruc REG W C	tior = = =	1 2 0		- ,	, -		
	Aiter Instructio REG W C Z N	n = = = =	0 2 1 1 0	; res	sult is ze	ro		

SUBLW			Subtract W from literal					
Synta	ax:	S	UBLW F	(				
Oper	ands:	0	≤ k ≤ 258	5				
Operation:		k	$-$ (W) $\rightarrow$	W				
Status Affected:		Ν	, OV, C,	DC, Z				
Enco	ding:		0000	1000	kkk	k	kkkk	
Desc	ription	V lit	/ is subtra eral 'k'. T	acted froi he resulf	m the t is pla	8-b acec	it I in W.	
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1		Q2	Q3			Q4	
	Decode	F lite	Read eral 'k'	Proce Data	:SS a	W	rite to W	
Exan	nple 1:	S	UBLW (	)2h				
Before Instruction W = C = After Instruction W = C = Z =			n = 01h = ? = 01h = 1 ; result is positive = 0 = 0					
Exan	nple <u>2</u> :	S	UBLW (	)2h				
	Before Instruc W C After Instructic	tion = =	02h ?					
W = 00h $C = 1 ; result is zero$ $Z = 1$ $N = 0$								
Exan	nple 3:	S	UBLW (	)2h				
	Before Instruc W C After Instructic W C Z N	tion = = on = = =	03h ? FFh ; (; 0 ; n 0 1	2's comp esult is n	lemer egativ	nt) ⁄e		

SUBWF		Su	Subtract W from f				
Syntax:			SUBWF f {,d {,a}}				
Operands:		0 ≤ d ∈ a ∈	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$				
Operation:		(f)	$(f) - (W) \rightarrow dest$				
Status Affected:		N,	N, OV, C, DC, Z				
Encoding:			0101 11da ffff ffff				
Description:		Su con res (de lf 'a set op Ad f ≤ 35. en Off	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 35.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:							
Cycles:		1					
QC	ycle Activity:						
	Q1	C	Q2	Q3		Q4	
	Decode	Re regis	ead ster 'f'	Process Data		Write to destination	
Exar	<u>nple 1</u> :	SU	BWF	REG, 1	, 0		
	Before Instruc REG W C	tion = : = :	3 2 ?				
Even	After Instructio REG W C Z N	on = : = : = :	1 2 1 ; re 0 0	esult is po	ositive	2	
	<u>npie z</u> . Refore Instruc	50 tion	BMF	REG, U	, 0		
	REG W C	= :	2 2 ?				
	After Instructio REG W C Z N	on = : = : = :	2 0 1 ; re 1 0	esult is ze	ero		
Example 3:		SU	BWF	REG, 1	, 0		
	Before Instruc REG W C	tion = = =	1 2 ?				
	After Instructio REG W C Z N	on = : = : = :	FFh ;(2 2 0 ; re 0 1	's comple esult is ne	ement egativ	e	