

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 64MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                   |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT                                  |
| Number of I/O              | 36  |
| Program Memory Size        | 128KB (64K x 16)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 1K x 8  |
| RAM Size                   | 3.6K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 35x10b; D/A 1x5b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-VQFN Exposed Pad   |
| Supplier Device Package    | 44-QFN (8×8)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic18lf47k40-i-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 4.3.2.6 Oscillator Status and Manual Enable

The Ready status of each oscillator (including the ADCRC oscillator) is displayed in OSCSTAT (Register 4-4). The oscillators (but not the PLL) may be explicitly enabled through OSCEN (Register 4-7).

#### 4.3.2.7 HFOR and MFOR Bits

The HFOR and MFOR bits indicate that the HFINTOSC and MFINTOSC is ready. These clocks are always valid for use at all times, but only accurate after they are ready.

When a new value is loaded into the OSCFRQ register, the HFOR and MFOR bits will clear, and set again when the oscillator is ready. During pending OSCFRQ changes the MFINTOSC clock will stall at a high or a low state, until the HFINTOSC resumes operation.

## 4.4 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the New Oscillator Source (NOSC) bits of the OSCCON1 register. The following clock sources can be selected using the following:

- External oscillator
- Internal Oscillator Block (INTOSC)

| Note: | The (    | Clock   | Switch     | Enable      | e bit  | in  |
|-------|----------|---------|------------|-------------|--------|-----|
|       | Configu  | uration | Word 1     | can be      | e used | to  |
|       | enable   | or di   | sable the  | e clock     | switch | ing |
|       | capabil  | ity. Wh | en cleare  | ed, the N   | NOSC a | and |
|       | NDIV I   | oits ca | nnot be    | change      | d by u | ser |
|       | softwar  | e. Whe  | en set, wr | riting to N | NOSC a | and |
|       | NDIV i   | s allov | ved and    | would a     | switch | the |
|       | clock fr | equenc  | cy.        |             |        |     |

## 4.4.1 NEW OSCILLATOR SOURCE (NOSC) AND NEW DIVIDER SELECTION REQUEST (NDIV) BITS

The New Oscillator Source (NOSC) and New Divider Selection Request (NDIV) bits of the OSCCON1 register select the system clock source and frequency that are used for the CPU and peripherals.

When new values of NOSC and NDIV are written to OSCCON1, the current oscillator selection will continue to operate while waiting for the new clock source to indicate that it is stable and ready. In some cases, the newly requested source may already be in use, and is ready immediately. In the case of a divider-only change, the new and old sources are the same, so the old source will be ready immediately. The device may enter Sleep while waiting for the switch as described in **Section 4.4.2 "Clock Switch and Sleep"**. When the new oscillator is ready, the New Oscillator Ready (NOSCR) bit of OSCCON3 is set and also the Clock Switch Interrupt Flag (CSWIF) bit of PIR1 sets. If Clock Switch Interrupts are enabled (CSWIE = 1), an interrupt will be generated at that time. The Oscillator Ready (ORDY) bit of OSCCON3 can also be polled to determine when the oscillator is ready in lieu of an interrupt.

| Note: | The CSWIF interrupt will not wake the |
|-------|---------------------------------------|
|       | system from Sleep.                    |

If the Clock Switch Hold (CSWHOLD) bit of OSCCON3 is clear, the oscillator switch will occur when the New Oscillator is Ready bit (NOSCR) is set, and the interrupt (if enabled) will be serviced at the new oscillator setting.

If CSWHOLD is set, the oscillator switch is suspended, while execution continues using the current (old) clock source. When the NOSCR bit is set, software should:

- Set CSWHOLD = 0 so the switch can complete, or
- Copy COSC into NOSC to abandon the switch.

If DOZE is in effect, the switch occurs on the next clock cycle, whether or not the CPU is operating during that cycle.

Changing the clock post-divider without changing the clock source (i.e., changing Fosc from 1 MHz to 2 MHz) is handled in the same manner as a clock source change, as described previously. The clock source will already be active, so the switch is relatively quick. CSWHOLD must be clear (CSWHOLD = 0) for the switch to complete.

The current COSC and CDIV are indicated in the OSCCON2 register up to the moment when the switch actually occurs, at which time OSCCON2 is updated and ORDY is set. NOSCR is cleared by hardware to indicate that the switch is complete.

## **10.3 PIC18 Instruction Cycle**

#### 10.3.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 10-2.

### 10.3.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 10-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



## FIGURE 10-2: CLOCK/INSTRUCTION CYCLE

#### **EXAMPLE 10-3: INSTRUCTION PIPELINE FLOW**

|                        | TCY0        | TCY1      | Tcy2      | Тсү3      | TcY4        | TcY5          |
|------------------------|-------------|-----------|-----------|-----------|-------------|---------------|
| 1. MOVLW 55h           | Fetch 1     | Execute 1 |           |           |             |               |
| 2. MOVWF PORTB         |             | Fetch 2   | Execute 2 |           | _           |               |
| 3. BRA SUB_1           |             |           | Fetch 3   | Execute 3 |             |               |
| 4. BSF PORTA, BIT3 (   | Forced NOP) |           |           | Fetch 4   | Flush (NOP) |               |
| 5. Instruction @ addre | ss SUB_1    |           |           |           | Fetch SUB_1 | Execute SUB_1 |

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

| Address | Name                   | Bit 7    | Bit 6  | Bit 5 | Bit 4  | Bit 3   | Bit 2                  | Bit 1                  | Bit 0                  | <u>Value on</u><br>POR, BOR |
|---------|------------------------|----------|--------|-------|--------|---------|------------------------|------------------------|------------------------|-----------------------------|
| F4Dh    | SCANHADRH              |          |        |       | HADF   | <15:8>  |                        |                        |                        | 11111111                    |
| F4Ch    | SCANHADRL              |          |        |       | HADI   | R<7:0>  |                        |                        |                        | 11111111                    |
| F4Bh    | SCANLADRU              | -        | _      |       |        | LADR    | <21:16>                |                        |                        | 000000                      |
| F4Ah    | SCANLADRH              |          |        |       | LADF   | <15:8>  |                        |                        |                        | 00000000                    |
| F49h    | SCANLADRL              |          |        |       | LAD    | R<7:0>  |                        |                        |                        | 00000000                    |
| F48h    | CWG1STR                | OVRD     | OVRC   | OVRB  | OVRA   | STRD    | STRC                   | STRB                   | STRA                   | 00000000                    |
| F47h    | CWG1AS1                | —        | _      | AS5E  | AS4E   | AS3E    | AS2E                   | AS1E                   | AS0E                   | 000000                      |
| F46h    | CWG1AS0                | SHUTDOWN | REN    | LSBI  | D<1:0> | LSAC    | C<1:0>                 | —                      | —                      | 000101                      |
| F45h    | CWG1CON1               | —        | _      | IN    | —      | POLD    | POLC                   | POLB                   | POLA                   | x-0000                      |
| F44h    | CWG1CON0               | EN       | LD     | _     | —      | —       |                        | MODE<2:0>              |                        | 00000                       |
| F43h    | CWG1DBF                | —        | _      |       |        | DBF     | =<5:0>                 |                        |                        | 000000                      |
| F42h    | CWG1DBR                | _        | _      |       |        | DBF     | R<5:0>                 |                        |                        | 000000                      |
| F41h    | CWG1ISM                | —        | _      | _     | _      | —       |                        | ISM<2:0>               |                        | 000                         |
| F40h    | CWG1CLKCON             | _        | _      | _     | —      | —       | —                      | —                      | CS                     | 0                           |
| F3Fh    | CLKRCLK                | —        | _      | _     | —      | —       | CLKRxCLK<2:0>          |                        |                        | 000                         |
| F3Eh    | CLKRCON                | CLKREN   | _      | _     | CLKRD  | C<1:0>  | CLKRDIV<2:0>           |                        |                        | 010000                      |
| F3Dh    | CMOUT                  | —        | _      | _     | —      | —       | —                      | MC2OUT                 | MC1OUT                 | 00                          |
| F3Ch    | CM1PCH                 | —        | _      | _     | —      | —       | PCH<2:0>               |                        | 000                    |                             |
| F3Bh    | CM1NCH                 | _        | _      | _     | _      | —       | NCH<2:0>               |                        |                        | 000                         |
| F3Ah    | CM1CON1                | _        | _      | _     | —      | —       | —                      | INTP                   | INTN                   | 100                         |
| F39h    | CM1CON0                | EN       | OUT    | _     | POL    | —       | —                      | HYS                    | SYNC                   | 00-000                      |
| F38h    | CM2PCH                 | —        | _      | _     | —      | —       |                        | C2PCH<2:0>             |                        | 000                         |
| F37h    | CM2NCH                 | _        | _      | _     | —      | —       |                        | C2NCH<2:0>             |                        | 000                         |
| F36h    | CM2CON1                | —        | _      | _     | —      | —       | —                      | INTP                   | INTN                   | 100                         |
| F35h    | CM2CON0                | EN       | OUT    | _     | POL    | —       | —                      | HYS                    | SYNC                   | 00-000                      |
| F34h    | DAC1CON1               | —        | _      | _     |        |         | DAC1R<4:0>             |                        |                        | xxxxx                       |
| F33h    | DAC1CON0               | EN       | _      | OE1   | OE2    | PSS     | <1:0>                  | —                      | NSS                    | 0-0000-0                    |
| F32h    | ZCDCON                 | SEN      | _      | OUT   | POL    | —       | —                      | INTP                   | INTN                   | 0-x000                      |
| F31h    | FVRCON                 | FVREN    | FVRRDY | TSEN  | TSRNG  | CDAF    | /R<1:0>                | ADF\                   | /R<1:0>                | 0x000000                    |
| F30h    | HLVDCON1               | —        | _      | _     | —      |         | HLVDS                  | EL<3:0>                |                        | 0000                        |
| F2Fh    | HLVDCON0               | EN       | -      | OUT   | RDY    | —       | —                      | INTH                   | INTL                   | 0-xx00                      |
| F2Eh    | ANSELE <sup>(2)</sup>  | —        | _      | _     | —      | —       | ANSELE2                | ANSELE1                | ANSELE0                | 111                         |
| F2Dh    | WPUE                   | —        | _      | _     | —      | WPUE3   | WPUE2 <sup>(2)</sup>   | WPUE1 <sup>(2)</sup>   | WPUE0 <sup>(2)</sup>   | 0000                        |
| F2Ch    | ODCONE <sup>(2)</sup>  | —        | _      | _     | —      | —       | ODCE2                  | ODCE1                  | ODCE0                  | 000                         |
| F2Bh    | SLRCONE <sup>(2)</sup> | —        | _      | _     | —      | —       | SLRE2                  | SLRE1                  | SLRE0                  | 111                         |
| F2Ah    | INLVLE                 | —        | —      | —     | —      | INLVLE3 | INLVLE2 <sup>(2)</sup> | INLVLE1 <sup>(2)</sup> | INLVLE0 <sup>(2)</sup> | 1111                        |
| F29h    | IOCEP                  | —        | —      | —     | —      | IOCEP3  | —                      | —                      | —                      | 0                           |
| F28h    | IOCEN                  | —        | —      | —     | —      | IOCEN3  | —                      | -                      | —                      | 0                           |
| F27h    | IOCEF                  | —        | —      | —     | —      | IOCEF3  | —                      | —                      | —                      | 0                           |

TABLE 10-5: REGISTER FILE SUMMARY FOR PIC18(L)F27/47K40 DEVICES (CONTINUED)

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Not available on LF devices.

2: Not available on PIC18(L)F27K40 (28-pin variants).

| U-0             | U-0                              | U-0              | U-0           | U-0              | U-0              | R/W-0/0         | R/W-0/0 |  |  |  |  |
|-----------------|----------------------------------|------------------|---------------|------------------|------------------|-----------------|---------|--|--|--|--|
| _               | _                                | _                | _             | _                | _                | CCP2IF          | CCP1IF  |  |  |  |  |
| bit 7           |                                  |                  |               |                  |                  |                 | bit 0   |  |  |  |  |
|                 |                                  |                  |               |                  |                  |                 |         |  |  |  |  |
| Legend:         |                                  |                  |               |                  |                  |                 |         |  |  |  |  |
| R = Readable I  | oit                              | W = Writable     | bit           | U = Unimple      | mented bit, read | d as '0'        |         |  |  |  |  |
| -n = Value at P | OR                               | '1' = Bit is set |               | '0' = Bit is cle | eared            | x = Bit is unkr | nown    |  |  |  |  |
|                 |                                  |                  |               |                  |                  |                 |         |  |  |  |  |
| bit 7-2         | t 7-2 Unimplemented: Read as '0' |                  |               |                  |                  |                 |         |  |  |  |  |
| bit 1           | CCP2IF: ECCP2 Interrupt Flag bit |                  |               |                  |                  |                 |         |  |  |  |  |
|                 | Capture mode:                    |                  |               |                  |                  |                 |         |  |  |  |  |
|                 | 1 = A T                          | MR register ca   | pture occurre | d (must be cle   | ared in software | e)              |         |  |  |  |  |
|                 | 0 <b>= No</b>                    | TMR register c   | apture occurr | ed               |                  |                 |         |  |  |  |  |
|                 | Compare mod                      | de:              |               |                  |                  |                 |         |  |  |  |  |
|                 | 1 <b>= A T</b>                   | MR register co   | mpare match   | occurred (mus    | st be cleared in | software)       |         |  |  |  |  |
|                 | 0 = No                           | TMR register c   | ompare matc   | h occurred       |                  |                 |         |  |  |  |  |
|                 | PWM mode:                        |                  |               |                  |                  |                 |         |  |  |  |  |
| <b>h</b> # 0    | Unused                           |                  | ).            |                  |                  |                 |         |  |  |  |  |
| DIT U           | CCP1IF: ECC                      | CP1 Interrupt F  | ag bit        |                  |                  |                 |         |  |  |  |  |
|                 | Capture mode                     | <u>);</u>        |               |                  | 1: 0             | 、<br>、          |         |  |  |  |  |
|                 | 1 = A I                          | MR register ca   | pture occurre | d (must be cle   | ared in software | ?)              |         |  |  |  |  |
|                 | 0 = No                           | I MR register c  | apture occurr | ed               |                  |                 |         |  |  |  |  |
| Compare mode:   |                                  |                  |               |                  |                  |                 |         |  |  |  |  |
|                 | $\perp = A \square$              | TMP register CO  | ompare match  | b occurred (mus  |                  | soltware)       |         |  |  |  |  |
|                 | 0 = 100                          | TIMIR Tegister c | ompare mate   | noccurred        |                  |                 |         |  |  |  |  |
|                 |                                  |                  |               |                  |                  |                 |         |  |  |  |  |

#### REGISTER 14-8: PIR6: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 6

## 20.7 Register Definitions: Timer2/4/6 Control

Long bit name prefixes for the Timer2/4/6 peripherals are shown in Table 20-2. Refer to **Section 1.4.2.2 "Long Bit Names"** for more information. **TABLE 20-2:** 

| Peripheral | Bit Name Prefix |
|------------|-----------------|
| Timer2     | T2              |
| Timer4     | T4              |
| Timer6     | T6              |



### 24.2.3 FULL-BRIDGE MODES

In Forward and Reverse Full-Bridge modes, three outputs drive static values while the fourth is modulated by the input data signal. The mode selection may be toggled between forward and reverse by toggling the MODE<0> bit of the CWG1CON0 while keeping MODE<2:1> static, without disabling the CWG module. When connected as shown in Figure 24-5, the outputs are appropriate for a full-bridge motor driver. Each CWG output signal has independent polarity control, so the circuit can be adapted to high-active and low-active drivers. A simplified block diagram for the Full-Bridge modes is shown in Figure 24-6.









# FIGURE 25-3: No Synchronization (MDSHSYNC = 0, MDCLSYNC = 0)



FIGURE 25-4: Carrier High Synchronization (MDSHSYNC = 1, MDCLSYNC = 0)

| carrier_high                 |   |
|------------------------------|---|
| carrier_low                  |   |
| modulator                    |   |
| MDCHSYNC = 1<br>MDCLSYNC = 0 |   |
| Active Carrier<br>State      | carrier_high /_both\carrier_low \ / carrier_high / both \ carrier_low |

## 26.5.5 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Slave mode, when MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

| Name       | Bit 7    | Bit 6     | Bit 5 | Bit 4          | Bit 3         | Bit 2      | Bit 1   | Bit 0   | Register<br>on Page |
|------------|----------|-----------|-------|----------------|---------------|------------|---------|---------|---------------------|
| INTCON     | GIE/GIEH | PEIE/GIEL | IPEN  |                |               | INT2EDG    | INT1EDG | INT0EDG | 170                 |
| PIE3       | RC2IE    | TX2IE     | RC1IE | TX1IE          | BCL2IE        | SSP2IE     | BCL1IE  | SSP1IE  | 182                 |
| PIR3       | RC2IF    | TX2IF     | RC1IF | TX1IF          | BCL2IF        | SSP2IF     | BCL1IF  | SSP1IF  | 174                 |
| IPR3       | RC2IP    | TX2IP     | RC1IP | TX1IP          | BCL2IP        | SSP2IP     | BCL1IP  | SSP1IP  | 190                 |
| RxyPPS     | —        | —         | —     |                | RxyPPS<4:0>   |            |         |         |                     |
| SSPxBUF    |          |           |       | BUF            | <7:0>         |            |         |         | 336*                |
| SSPxCLKPPS | _        | —         | _     |                | SS            | SPxCLKPPS< | 4:0>    |         | 216                 |
| SSPxCON1   | WCOL     | SSPOV     | SSPEN | CKP            |               | SSPN       | /<3:0>  |         | 338                 |
| SSPxCON3   | ACKTIM   | PCIE      | SCIE  | BOEN           | SDAHT         | SBCDE      | AHEN    | DHEN    | 339                 |
| SSPxDATPPS | _        | —         | _     | SSPDATPPS<4:0> |               |            |         |         | 216                 |
| SSPxSSPPS  | _        | _         | _     |                | SSPSSPPS<4:0> |            |         |         |                     |
| SSPxSTAT   | SMP      | CKE       | D/A   | Р              | S             | R/W        | UA      | BF      | 353                 |

### TABLE 26-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP in SPI mode. \* Page provides register information.

# PIC18(L)F27/47K40





The I<sup>2</sup>C bus specifies two signal connections:

- · Serial Clock (SCL)
- Serial Data (SDA)

Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 26-11 shows a typical connection between two processors configured as master and slave devices.

The  $I^2C$  bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:

- Master Transmit mode
  (master is transmitting data to a slave)
- Master Receive mode
  (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode
  - (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device. If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

#### FIGURE 26-11: I<sup>2</sup>C MASTER/ SLAVE CONNECTION



The Acknowledge bit  $(\overline{ACK})$  is an active-low signal, which holds the SDA line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

© 2016-2017 Microchip Technology Inc.



## 26.10.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not idle.

| Note: | Because queuing of events is not allowed,  |  |  |  |  |  |  |  |
|-------|--|--|--|--|--|--|--|--|
|       | writing to the lower five bits of SSPxCON2 |  |  |  |  |  |  |  |
|       | is disabled until the Start condition is   |  |  |  |  |  |  |  |
|       | complete.                                  |  |  |  |  |  |  |  |

#### 26.10.4 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition (Figure 26-26), the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is

FIGURE 26-26: FIRST START BIT TIMING

the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.
  - **2:** The Philips I<sup>2</sup>C specification states that a bus collision cannot occur on a Start.



© 2016-2017 Microchip Technology Inc.

#### 26.10.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPxCON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 26-30).

### 26.10.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

## 26.10.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPxCON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 26-31).

## 26.10.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

## FIGURE 26-30: ACKNOWLEDGE SEQUENCE WAVEFORM



## FIGURE 26-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



**Preliminary** 

## 27.2.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCxSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCxREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCxSTA register which resets the EUSART. Clearing the CREN bit of the RCxSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

| Note: | If all receive characters in the receive   |  |  |  |  |  |  |  |  |
|-------|--|--|--|--|--|--|--|--|--|
|       | FIFO have framing errors, repeated reads   |  |  |  |  |  |  |  |  |
|       | of the RCxREG will not clear the FERR bit. |  |  |  |  |  |  |  |  |

#### 27.2.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCxSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCxSTA register or by resetting the EUSART by clearing the SPEN bit of the RCxSTA register.

#### 27.2.2.6 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCxSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCxSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCxREG.

#### 27.2.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCxSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCxIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.



## FIGURE 27-10: SYNCHRONOUS TRANSMISSION





# PIC18(L)F27/47K40

## REGISTER 31-2: ADCON1: ADC CONTROL REGISTER 1

| R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 |
|---------|---------|---------|-----|-----|-----|-----|---------|
| ADPPOL  | ADIPEN  | ADGPOL  | -   | -   | -   | -   | ADDSEN  |
| bit 7   |         |         |     |     |     |     | bit 0   |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

#### bit 7 ADDPOL: Precharge Polarity bit If ADPRE>0x00:

|        | Action During 1st Precharge Stage  |                                   |  |  |  |  |  |
|--------|------------------------------------|-----------------------------------|--|--|--|--|--|
| ADFFUL | External (selected analog I/O pin) | Internal (AD sampling capacitor)  |  |  |  |  |  |
| 1      | Shorted to AVDD                    | C <sub>HOLD</sub> shorted to Vss  |  |  |  |  |  |
| 0      | Shorted to Vss                     | C <sub>HOLD</sub> shorted to AVDD |  |  |  |  |  |

Otherwise:

The bit is ignored

bit 6 ADIPEN: A/D Inverted Precharge Enable bit

If ADDSEN = 1

- 1 = The precharge and guard signals in the second conversion cycle are the opposite polarity of the first cycle
- 0 = Both Conversion cycles use the precharge and guards specified by ADPPOL and ADGPOL

Otherwise:

The bit is ignored

#### bit 5 ADGPOL: Guard Ring Polarity Selection bit

- 1 = ADC guard Ring outputs start as digital high during Precharge stage
- 0 = ADC guard Ring outputs start as digital low during Precharge stage

#### bit 4-1 Unimplemented: Read as '0'

#### bit 0 ADDSEN: Double-sample enable bit

- 1 = Two conversions are performed on each trigger. Data from the first conversion appears in ADPREV
- 0 = One conversion is performed for each trigger

| R/W-x/u          | R/W-x/u | R/W-x/u           | R/W-x/u | R/W-x/u        | R/W-x/u          | R/W-x/u        | R/W-x/u      |
|------------------|---------|-------------------|---------|----------------|------------------|----------------|--------------|
|                  |         |                   | ADSTF   | PT<15:8>       |                  |                |              |
| bit 7            |         |                   |         |                |                  |                | bit 0        |
|                  |         |                   |         |                |                  |                |              |
| Legend:          |         |                   |         |                |                  |                |              |
| R = Readable     | bit     | W = Writable      | bit     | U = Unimpler   | mented bit, read | d as '0'       |              |
| u = Bit is unch  | anged   | x = Bit is unkn   | nown    | -n/n = Value a | at POR and BC    | R/Value at all | other Resets |
| '1' = Bit is set |         | '0' = Bit is clea | ared    |                |                  |                |              |

## REGISTER 31-24: ADSTPTH: ADC THRESHOLD SETPOINT REGISTER HIGH

bit 7-0 **ADSTPT<15:8>**: ADC Threshold Setpoint MSB. Upper byte of ADC threshold setpoint, depending on ADCALC, may be used to determine ADERR, see Register 23-1 for more details.

#### REGISTER 31-25: ADSTPTL: ADC THRESHOLD SETPOINT REGISTER LOW

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | ADSTP   | T<7:0>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
| Legend: |         |         |         |         |         |         |         |

| Legena.              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

bit 7-0 **ADSTPT<7:0>**: ADC Threshold Setpoint LSB. Lower byte of ADC threshold setpoint, depending on ADCALC, may be used to determine ADERR, see Register 23-1 for more details.

#### REGISTER 31-26: ADERRH: ADC SETPOINT ERROR REGISTER HIGH

| R-x        | R-x | R-x | R-x | R-x | R-x | R-x | R-x   |  |
|------------|-----|-----|-----|-----|-----|-----|-------|--|
| ADERR<7:0> |     |     |     |     |     |     |       |  |
| bit 7      |     |     |     |     |     |     | bit 0 |  |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

bit 7-0 **ADERR<7:0>**: ADC Setpoint Error MSB. Upper byte of ADC Setpoint Error. Setpoint Error calculation is determined by ADCALC bits of ADCON3, see Register 23-1 for more details.

© 2016-2017 Microchip Technology Inc.



FIGURE 37-11: ADC CONVERSION TIMING (ADC CLOCK FROM ADCRC)





## TABLE 37-24: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

| Standard Operating Conditions (unless otherwise stated) |         |                 |              |      |      |       |            |                                    |  |
|---|---------|-----------------|--------------|------|------|-------|------------|------------------------------------|--|
| Param<br>No.  | Symbol  | Charact         | Min.         | Тур  | Max. | Units | Conditions |                                    |  |
| SP90*   | TSU:STA | Start condition | 100 kHz mode | 4700 | _    | _     | ns         | Only relevant for Repeated Start   |  |
|   |         | Setup time      | 400 kHz mode | 600  |      | _     |            | condition                          |  |
| SP91*   | THD:STA | Start condition | 100 kHz mode | 4000 |      | _     | ns         | After this period, the first clock |  |
|   |         | Hold time       | 400 kHz mode | 600  |      | -     |            | pulse is generated                 |  |
| SP92*   | Tsu:sto | Stop condition  | 100 kHz mode | 4700 |      | _     | ns         |                                    |  |
|   |         | Setup time      | 400 kHz mode | 600  |      | _     |            |                                    |  |
| SP93  | THD:STO | Stop condition  | 100 kHz mode | 4000 |      | _     | ns         |                                    |  |
|   |         | Hold time       | 400 kHz mode | 600  | _    | _     |            |                                    |  |

\* These parameters are characterized but not tested.

## FIGURE 37-21: I<sup>2</sup>C BUS DATA TIMING



#### Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging D А В Ν NOTE 1 -1 2 Е (DATUM B) (DATUM A) 2X 0.20 C TOP VIEW 0.20 C A1 0.10 C С SEATING А PLANE 44X A3 $\Box$ 0.08 С SIDE VIEW I **⊕**|0.10∭ CAB D2 <u></u> ⊕ 0.10 (C A B Þ E2 $\subset$ $\subset$ $\subset$ Κ 2 1 Π Π $\cap$ NOTE 1 Ν 44X b 0.07 C A B е Φ 0.05M С **BOTTOM VIEW**

## 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN or VQFN]

Microchip Technology Drawing C04-103D Sheet 1 of 2

## 44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | MILLIMETERS |                |          |      |  |  |
|--------------------------|-------------|----------------|----------|------|--|--|
| Dimension                | MIN         | NOM            | MAX      |      |  |  |
| Number of Leads          | Ν           |                | 44       |      |  |  |
| Lead Pitch               | е           |                | 0.80 BSC |      |  |  |
| Overall Height           | Α           | -              | -        | 1.20 |  |  |
| Standoff                 | A1          | 0.05           | -        | 0.15 |  |  |
| Molded Package Thickness | A2          | 0.95 1.00 1.05 |          |      |  |  |
| Overall Width            | E           | 12.00 BSC      |          |      |  |  |
| Molded Package Width     | E1          | 10.00 BSC      |          |      |  |  |
| Overall Length           | D           | 12.00 BSC      |          |      |  |  |
| Molded Package Length    | D1          | 10.00 BSC      |          |      |  |  |
| Lead Width               | b           | 0.30 0.37 0.45 |          |      |  |  |
| Lead Thickness           | С           | 0.09           | -        | 0.20 |  |  |
| Lead Length              | L           | 0.45           | 0.60     | 0.75 |  |  |
| Footprint                | 1.00 REF    |                |          |      |  |  |
| Foot Angle               | θ           | 0°             | 3.5°     | 7°   |  |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Exact shape of each corner is optional.

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076C Sheet 2 of 2