

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf47k40-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.6 Device ID and Revision ID

The 16-bit device ID word is located at 3F FFFEh and the 16-bit revision ID is located at 3F FFFCh. These locations are read-only and cannot be erased or modified.

Development tools, such as device programmers and debuggers, may be used to read the Device ID, Revision ID and Configuration Words. Refer to **11.0 "Nonvolatile Memory (NVM) Control"** for more information on accessing these locations.

# 3.7 Register Definitions: Device and Revision

REGISTER 3-12:	DEVICE ID: DEVICE ID REGISTER

R	R	R	R	R	R	R	R
DEV15	DEV14	DEV13	DEV12	DEV11	DEV10	DEV9	DEV8
bit 15							bit 8

R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0

# Legend:

R = Readable bit	'1' = Bit is set	0' = Bit is cleared	x = Bit is unknown
------------------	------------------	---------------------	--------------------

bit 15-0 DEV<15:0>: Device ID bits

Device	Device ID
PIC18F27K40	6960h
PIC18LF27K40	6A40
PIC18F47K40	6900h
PIC18LF47K40	69E0h

#### 6.2.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. Low-Power Brown-Out Reset (LPBOR), if enabled
- 4. POR Reset
- 5. Windowed Watchdog Timer, if enabled
- 6. All interrupt sources except clock switch interrupt can wake-up the part.

The first five events will cause a device Reset. The last one event is considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 8.13 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 2) is prefetched. For the device to wake-up through an interrupt event, the corresponding Interrupt Enable bit must be enabled, as well as the Peripheral Interrupt Enable bit (PEIE = 1), for every interrupt not in PIRO. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes-up from Sleep, regardless of the source of wake-up.

Upon a wake from a Sleep event, the core will wait for a combination of three conditions before beginning execution. The conditions are:

- · PFM Ready
- COSC-Selected Oscillator Ready
- BOR Ready (unless BOR is disabled)

#### 6.2.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source, with the exception of the clock switch interrupt, has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared
- If the interrupt occurs **during or after** the execution of a SLEEP instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

#### 8.3 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

#### 8.4 Brown-out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- · BOR is always on
- BOR is off when in Sleep
- BOR is controlled by software
- BOR is always off

Refer to Table 8-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV<1:0> bits in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Table 37-11 for more information.

#### 8.4.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

#### 8.4.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

### 8.4.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

#### 8.4.4 BOR AND BULK ERASE

BOR is forced ON during PFM Bulk Erase operations to make sure that the system code protection cannot be compromised by reducing VDD.

During Bulk Erase, the BOR is enabled at 2.45V for F and LF devices, even if it is configured to some other value. If VDD falls, the erase cycle will be aborted, but the device will not be reset.



The user needs to load the TBLPTR and TABLAT register with the address and data byte respectively before executing the write command. An unlock sequence needs to be followed for writing to the USER IDs/ DEVICE IDs/CONFIG words (Section 11.1.4, NVM Unlock Sequence). If WRTC = 0 or if TBLPTR points an invalid address location (see Table 11-3), WR bit is cleared without any effect and WRERR is set.

A single CONFIG word byte is written at once and the operation includes an implicit erase cycle for that byte (it is not necessary to set FREE). CPU execution is stalled and at the completion of the write cycle, the WR bit is cleared in hardware and the NVM Interrupt Flag bit (NVMIF) is set. The new CONFIG value takes effect when the CPU resumes operation.

#### TABLE 11-4: USER ID, DEV/REV ID AND CONFIGURATION WORD ACCESS (NVMREG<1:0> = x1)

Address	Function	Read Access	Write Access
20 0000h-20 000Fh	User IDs	Yes	Yes
3F FFFCh-3F FFFFh	Revision ID/Device ID	Yes	No
30 0000h-30 000Bh	Configuration Words 1-6	Yes	Yes

### REGISTER 13-3: CRCDATH: CRC DATA HIGH BYTE REGISTER

R/W-xx	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			DATA	<15:8>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unchar	nged	x = Bit is unkn	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets

bit 7-0 DATA<15:8>: CRC Input/Output Data bits

'1' = Bit is set

#### REGISTER 13-4: CRCDATL: CRC DATA LOW BYTE REGISTER

'0' = Bit is cleared

R/W-xx	R/W-x/x						
DATA<7:0>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **DATA<7:0>**: CRC Input/Output Data bits Writing to this register fills the shifter.

#### REGISTER 13-5: CRCACCH: CRC ACCUMULATOR HIGH BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ACC<15:8>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ACC<15:8>: CRC Accumulator Register bits Writing to this register writes to the CRC accumulator register. Reading from this register reads the CRC accumulator.

© 2016-2017 Microchip Technology Inc.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CRCACCH				ACC	<15:8>				152
CRCACCL				ACC	<7:0>				153
CRCCON0	EN	GO	BUSY	ACCM	—	—	SHIFTM	FULL	151
CRCCON1		DLEN<	3:0>			PLEI	N<3:0>		151
CRCDATH				DATA	<15:8>				152
CRCDATL				DATA	A<7:0>				152
CRCSHIFTH		SHIFT<15:8>							
CRCSHIFTL	SHIFT<7:0>								153
CRCXORH	X<15:8>								154
CRCXORL	X<7:1> —								154
PMD0	SYSCMD	FVRMD	HLVDMD	CRCMD	SCANMD	NVMMD	CLKRMD	IOCMD	68
SCANCON0	SCANEN	SCANGO	BUSY	INVALID	INTM	—	MODE	<1:0>	155
SCANHADRU	—	—			HADF	R<21:16>			157
SCANHADRH				HADR	<15:8>				158
SCANHADRL				HADF	R<7:0>				158
SCANLADRU	—	—			LADF	21:16>			156
SCANLADRH				LADR	<15:8>				156
SCANLADRL				LADF	R<7:0>				157
SCANTRIG	—	_		—		TSEI	_<3:0>		159
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	—	—	INT2EDG	INT1EDG	INT0EDG	170
PIR7	SCANIF	CRCIF	NVMIF	—	—	—	—	CWG1IF	178
PIE7	SCANIE	CRCIE	NVMIE	_	_	_	_	CWG1IE	186
IPR7	SCANIP	CRCIP	NVMIP	_	_	_	_	CWG1IP	194

TABLE 13-5:	SUMMARY OF REGISTERS ASSOCIATED WITH CRC
-------------	--

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used for the CRC module.

R-0/0	R-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
RC2IF	TX2IF	RC1IF	TX1IF	BCL2IF	SSP2IF	BCL1IF	SSP1IF		
bit 7				-			bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 7	RC2IF: EUSA	ART2 Receive	nterrupt Flag	bit					
	1 = The EUS	ART2 receive	buffer, RC1R	EG, is full (clea	red by reading	RC2REG)			
	0 = The EUS	ART2 receive	buffer is emp	ty					
bit 6	TX2IF: EUSA	RT2 Transmit	Interrupt Flag	bit					
	1 = The EUS	ART2 transmit	buffer, TX2R	EG, is empty (c	cleared by writin	ng TX2REG)			
	0 = The EUS	SART2 transmit	buffer is full						
bit 5	RC1IF: EUSA	ART1 Receive	nterrupt Flag	bit					
	1 = The EUS	ART1 receive	buffer, RC1R	EG, is full (clea	red by reading	RC1REG)			
	0 = The EUS	ART1 receive	buffer is emp	ty					
bit 4	TX1IF: EUSA	RT1 Transmit	Interrupt Flag	bit					
	1 = The EUS	ART1 transmit	buffer, TX1R	EG, is empty (c	cleared by writin	ng TX1REG)			
	0 = The EUS	ART1 transmit	buffer is full						
bit 3	BCL2IF: MSS	SP2 Bus Collisi	on Interrupt F	lag bit					
	1 = A bus col	llision has occu	irred while the	e MSSP2 modu	ule configured in	n I <sup>2</sup> C master wa	as transmitting		
	(must be	cleared in soft	ware)						
h: 1 O			u I Dant Olustanu						
DIT Z	<b>SSPZIF:</b> Synd	chronous Seria	i Port 2 interr	upt Flag bit	arad in aaffwa				
	1 = 110 trans	o transmit/recep	ive	ete (must be cle	ared in soltwar	e)			
bit 1	BCI 1IF: MSS	SP1 Bus Collisi	on Interrunt F	lag bit					
Sit 1	1 = A bus col	llision has occu	irred while the	e MSSP1 modu	ile configured i	n I <sup>2</sup> C master wa	as transmitting		
	(must be	cleared in soft	ware)		le comgarea n		io tranomitang		
	0 = No bus c	ollision occurre	d						
bit 0	SSP1IF: Sync	chronous Seria	I Port 1 Interr	upt Flag bit					
	1 = The trans	smission/recep	tion is comple	ete (must be cle	eared in softwar	e)			
	0 = Waiting to	o transmit/rece	ive						

# REGISTER 14-5: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

# 19.9 Timer1/3/5 Interrupt

The Timer1/3/5 register pair (TMRxH:TMRxL) increments to FFFFh and rolls over to 0000h. When Timer1/3/5 rolls over, the Timer1/3/5 interrupt flag bit of the PIR4 register is set. To enable the interrupt-on-rollover, you must set these bits:

- TMRxON bit of the TxCON register
- TMRxIE bits of the PIE4 register
- PEIE/GIEL bit of the INTCON register
- · GIE/GIEH bit of the INTCON register

The interrupt is cleared by clearing the TMRxIF bit in the Interrupt Service Routine.

For more information on selecting high or low priority status for the Timer1/3/5 Overflow Interrupt, see **Section 14.0 "Interrupts"**.

Note: The TMRxH:TMRxL register pair and the TMRxIF bit should be cleared before enabling interrupts.

# 19.10 Timer1/3/5 Operation During Sleep

Timer1/3/5 can only operate during Sleep when set up in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMRxON bit of the TxCON register must be set
- TMRxIE bit of the PIE4 register must be set
- PEIE/GIEL bit of the INTCON register must be set
- TxSYNC bit of the TxCON register must be set
- Configure the TMRxCLK register for using secondary oscillator as the clock source
- Enable the SOSCEN bit of the OSCEN register (Register 4-7)

The device will wake-up on an overflow and execute the next instruction. If the GIE/GIEH bit of the INTCON register is set, the device will call the Interrupt Service Routine.

The secondary oscillator will continue to operate in Sleep regardless of the  $\overline{\text{TxSYNC}}$  bit setting.

#### 19.11 CCP Capture/Compare Time Base

The CCP modules use the TMRxH:TMRxL register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMRxH:TMRxL register pair is copied into the CCPRxH:CCPRxL register pair on a configured event.

In Compare mode, an event is triggered when the value in the CCPRxH:CCPRxL register pair matches the value in the TMRxH:TMRxL register pair. This event can be a Special Event Trigger.

For more information, see Section 21.0 "Capture/Compare/PWM Module".

# 19.12 CCP Special Event Trigger

When any of the CCP's are configured to trigger a special event, the trigger will clear the TMRxH:TMRxL register pair. This special event does not cause a Timer1/3/5 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPRxH:CCPRxL register pair becomes the period register for Timer1/3/5.

Timer1/3/5 should be synchronized and FOSC/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1/3/5 can cause a Special Event Trigger to be missed.

In the event that a write to TMRxH or TMRxL coincides with a Special Event Trigger from the CCP, the write will take precedence.

# 25.2 DSM Operation

The DSM module can be enabled by setting the MDEN bit in the MDCON0 register. Clearing the MDEN bit in the MDCON0 register, disables the DSM module output and switches the carrier high and carrier low signals to the default option of MDCARHPPS and MDCARLPPS, respectively. The modulator signal source is also switched to the MDBIT in the MDCON0 register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the MDEN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the MDEN bit is set and the DSM module is again enabled and active.

The modulated output signal can be disabled without shutting down the DSM module. The DSM module will remain active and continue to mix signals, but the output value will not be sent to the DSM pin. During the time that the output is disabled, the DSM pin will remain low. The modulated output can be disabled by clearing the MDEN bit in the MDCON register.

# 25.3 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- · External signal on pin selected by MDSRCPPS
- MDBIT bit in the MDCON0 register
- CCP1/2 Output
- PWM3/4 Output
- Comparator C1/C2 Output
- EUSART RX Signal
- EUSART TX Signal
- MSSP SDO Signal (SPI Mode Only)

The modulator signal is selected by configuring the MDSRCS<3:0> bits in the MDSRC register.

# 25.4 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- External signal on pin selected by MDCARHPPS/ MDCARLPPS
- Fosc (system clock)
- HFINTOSC
- Reference Clock Module Signal
- CCP1/2 Output Signal
- PWM3/4 Output

The carrier high signal is selected by configuring the MDCHS<2:0> bits in the MDCARH register. The carrier low signal is selected by configuring the MDCLS<2:0> bits in the MDCARL register.

# 25.5 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal is enabled by setting the MDCHSYNC bit in the MDCON1 register. Synchronization for the carrier low signal is enabled by setting the MDCLSYNC bit in the MDCON1 register.

Figure 25-2 through Figure 25-6 show timing diagrams of using various synchronization methods.

# PIC18(L)F27/47K40



The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 26-2 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

R/W-0	R/W-0	R-0	R-0	R-0	R-0	, R-0	R-0				
SMP	CKE	D/A	P <sup>(1)</sup>	S <sup>(1)</sup>	R/W <sup>(2,3)</sup>	UA	BF				
bit 7						.1	bit 0				
Legend:											
R = Read	able bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'					
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown				
bit 7	SMP: Slew I	Rate Control bit									
	In Master or	Slave mode:									
	1 = Slew ra 0 = Slew ra	te control is disa te control is ena	bled for Stand	lard Speed mo Speed mode (4	de (100 kHz and 100 kHz)	3 1 MHZ)					
bit 6	CKE: SMBu	s Select bit	bioditoringit		100 Hi 12)						
	In Master or	Slave mode:									
	1 = Enables	SMBus-specific	inputs								
	0 = Disables	SMBus-specific	c inputs								
bit 5	D/A: Data/A	ddress bit									
	In Master me Reserved	ode:									
	In Slave mo	de:									
	1 = Indicates	s that the last by	te received or	transmitted wa	as data						
	0 = Indicates	0 = Indicates that the last byte received or transmitted was address									
bit 4	P: Stop bit	,									
	1 = Indicates 0 = Stop bit s	s that a Stop bit was not detected	nas been dete d last	cted last							
bit 3	S: Start bit <sup>(1</sup> )	)									
bito	1 = Indicates	s that a Start bit	has been dete	cted last							
	0 = Start bit	was not detecte	d last								
bit 2	R/W: Read/	Write Information	n bit <sup>(2,3)</sup>								
	In Slave mod	de:									
	1 = Read 0 = Write										
	In Master me	ode:									
	1 = Transmit	t is in progress									
	0 = Transmit	t is not in progre	SS								
bit 1	UA: Update	Address bit (10-	Bit Slave mod	le only)		) register					
	1 = Indicates 0 = Address	does not need t	to be updated	e the address i	n ine SSPXADL	register					
bit 0	BF: Buffer F	ull Status bit									
	<u>In Transmit r</u>	<u>mode:</u>									
	1 = SSPxBL	IF is full									
	0 = SSPXBL	r⊢ is empty									
	1 = SSPxBL	IIOGE. JF is full (does n	ot include the	ACK and Stop	bits)						
	0 = SSPxBL	IF is empty (doe	s not include t	he $\overline{ACK}$ and S	top bits)						
Note 1	This bit is cleare	d on Reset and	when SSPEN	is cleared							
2:	This bit holds the	= R/W bit inform	ation following	the last addre	ess match. This	bit is only valid	from the				
	address match t	o the next Start	bit Stop bit or	not ACK bit		, is shown and	·····				

# **REGISTER 26-6:** SSPxSTAT: MSSPx STATUS REGISTER (I<sup>2</sup>C MASTER MODE)

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

# 27.1 Register Definitions: EUSART Control

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7	-						bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unk	nown	-n/n = Value	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	CSRC: Clock Asynchronou Don't care Synchronous 1 = Master r 0 = Slave m	: Source Select <u>s mode</u> : <u>mode</u> : node (clock ge ode (clock from	t bit merated intern	ally from BRG	)		
bit 6	<b>TX9:</b> 9-bit Tra 1 = Selects 0 = Selects	ansmit Enable   9-bit transmiss 8-bit transmiss	bit ion ion				
bit 5	<b>TXEN:</b> Trans 1 = Transmit 0 = Transmit	mit Enable bit <sup>(*</sup> enabled disabled	1)				
bit 4	SYNC: EUSA 1 = Synchror 0 = Asynchror	ART Mode Sele nous mode onous mode	ect bit				
bit 3	SENDB: Sen Asynchronouu 1 = Send Syn 0 = Sync Bre Synchronous Don't care	d Break Chara <u>s mode</u> : nc Break on ne eak transmissic <u>mode</u> :	cter bit ext transmissio on disabled or	on (cleared by completed	hardware upon	completion)	
bit 2	BRGH: High Asynchronouu 1 = High spe 0 = Low spee Synchronous Unused in thi	Baud Rate Sel <u>s mode</u> : ed, if BRG16 = ed <u>mode:</u> s mode	ect bit = 1, baud rate	is baudclk/4; e	lse baudclk/16		
bit 1	<b>TRMT:</b> Trans 1 = TSR emp 0 = TSR full	mit Shift Regis oty	ter Status bit				
bit 0	<b>TX9D:</b> Ninth I Can be addre	bit of Transmit ess/data bit or a	Data a parity bit.				
Note 1: SR	EN/CREN bits	of RCxSTA (Re	egister 27-2) o	verride TXEN	in Sync mode.		

# REGISTER 27-1: TXxSTA: TRANSMIT STATUS AND CONTROL REGISTER

# 27.6 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

# 27.6.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCxSTA and TXxSTA Control registers must be configured for Synchronous Slave Reception (see Section 27.5.2.4 "Synchronous Slave Reception Setup:").
- If interrupts are desired, set the RCxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- The RCxIF interrupt flag must be cleared by reading RCxREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RXx/DTx and TXx/CKx pins, respectively. When the data word has been completely clocked in by the external device, the RCxIF interrupt flag bit of the PIR3 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

#### 27.6.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- The RCxSTA and TXxSTA Control registers must be configured for synchronous slave transmission (see Section 27.5.2.2 "Synchronous Slave Transmission Setup").
- The TXxIF interrupt flag must be cleared by writing the output data to the TXxREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXxIE bit of the PIE3 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXxIE of the PIE3 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TXx/CKx pin and transmit data on the RXx/DTx pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXxREG will transfer to the TSR and the TXxIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXxREG is available to accept another character for transmission, which will clear the TXxIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

# 28.3 Register Definitions: FVR Control

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN	FVRRDY <sup>(1)</sup>	TSEN <sup>(3)</sup>	TSRNG <sup>(3)</sup>	CDAF	/R<1:0>	ADFV	R<1:0>
bit 7							bit (
<u> </u>							
Legend:							
R = Readabl	e bit	W = Writable	U = Unimplen	nented bit, read	l as '0'		
u = Bit is und	changed	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is se	t	'0' = Bit is cle	ared	q = Value dep	pends on condit	ion	
bit 7	<b>FVREN:</b> Fixed 1 <sup>=</sup> Fixed Vol 0 <sup>=</sup> Fixed Vol	d Voltage Refe Itage Referenc Itage Referenc	rence Enable e is enabled e is disabled	bit			
bit 6	<b>FVRRDY:</b> Fix 1 = Fixed Vol 0 = Fixed Vol	ed Voltage Re Itage Referenc Itage Referenc	ference Ready e output is rea e output is not	/ Flag bit <sup>(1)</sup> ady for use t ready or not e	enabled		
bit 5	<b>TSEN:</b> Temperation 1 = Temperation 0 = Temperation	erature Indicator ture Indicator i ture Indicator i	or Enable bit <sup>(3</sup> s enabled s disabled	)			
bit 4	<b>TSRNG:</b> Tem 1 = VOUT = V 0 = VOUT = V	perature Indica ′DD - 4V⊤ (Higł ′DD - 2V⊤ (Low	ator Range Se I Range) Range)	lection bit <sup>(3)</sup>			
bit 3-2	<b>CDAFVR&lt;1:0</b> 11 = Compar 10 = Compar 01 = Compar 00 = Compar	D>: Comparato ator FVR Buffe ator FVR Buffe ator FVR Buffe ator FVR Buffe	r FVR Buffer ( er Gain is 4x, ( er Gain is 2x, ( er Gain is 1x, ( er is off	Gain Selection 4.096V) <sup>(2)</sup> 2.048V) <sup>(2)</sup> 1.024V)	bits		
bit 1-0	ADFVR<1:0> 11 = ADC FV 10 = ADC FV 01 = ADC FV 00 = ADC FV	ADC FVR Bu R Buffer Gain R Buffer Gain R Buffer Gain R Buffer is off	iffer Gain Sele is 4x, (4.096V is 2x, (2.048V is 1x, (1.024V	ection bit <sub>)</sub> (2) <sub>)</sub> (2) )			
Note 1: F	VRRDY is always	s'1'.					

DECISTED 28 1.	EVECON: EIVED VOI TAGE REFERENCE CONTROL REGISTER
REGISTER 20-1.	FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

2: Fixed Voltage Reference output cannot exceed VDD.

3: See Section 29.0 "Temperature Indicator Module" for additional information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFVR<1:0>		423
ADCON0	ADON	ADCONT	_	ADCS		ADFM	—	ADGO	448
CMxNCH	—	_	—	_	—		CxNCH<2:0	>	469
CMxPCH	—	_	—	—	—		470		
DAC1CON1	—	_	_		429				

#### TABLE 28-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used with the Fixed Voltage Reference.

# TABLE 31-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES<sup>(1,4)</sup>

ADC C	lock Period (TAD)		Device Frequency (Fosc)								
ADC Clock Source	ADCS<5:0>	64 MHz	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz			
Fosc/2	000000	31.25 ns <sup>(2)</sup>	62.5 ns <sup>(2)</sup>	100 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs			
Fosc/4	000001	62.5 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	200 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.0 μs	4.0 μs			
Fosc/6	000010	125 ns <sup>(2)</sup>	187.5 ns <sup>(2)</sup>	300 ns <sup>(2)</sup>	375 ns <sup>(2)</sup>	750 ns <sup>(2)</sup>	1.5 μs	6.0 μs			
Fosc/8	000011	187.5 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.0 μs	2.0 μs	8.0 μs <sup>(3)</sup>			
Fosc/16	000100	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	800 ns <sup>(2)</sup>	1.0 μs	2.0 μs	4.0 μs	16.0 μs <sup>(3)</sup>			
Fosc/128	111111	2.0 μs	4.0 μs	6.4 μs	8.0 μs	16.0 μs <sup>(3)</sup>	32.0 μs <sup>(2)</sup>	128.0 μs <sup>(2)</sup>			
FRC	ADCS(ADCON0<4>) = 1	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs			

Legend: Shaded cells are outside of recommended range.

Note 1: See TAD parameter for FRC source typical TAD value.

2: These values violate the required TAD time.

- **3:** Outside the recommended TAD time.
- 4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.

# FIGURE 31-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES









© 2016-2017 Microchip Technology Inc.

# PIC18(L)F27/47K40

BRA		Unconditional Branch								
Syntax:		BRA n								
Operands:		-1024 ≤ n ≤	10	23						
Operation:		$(PC) + 2 + 2n \rightarrow PC$								
Status Affec	ted:	None								
Encoding:		1101	0	nnn	nnnr	1	nnnn			
Description:		Add the 2's complement number '2n' to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a 2-cycle instruction.								
Words:		1								
Cycles:		2								
Q Cycle Ac	tivity:									
G	Q1	Q2		Q3			Q4			
Dec	code	Read liter 'n'	al	Pro Da	cess ata	W	rite to PC			
N	lo	No		Ν	ło		No			
oper	ation	operation	n	oper	ation	0	peration			
Example:		HERE		BRA	Jump					
Before	Instruc C	tion =	ad	dress	(HERE)					

BSF		Bit Set f								
Synta	ax:	BSF f, b	{,a}							
Oper	ands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]								
Oper	ation:	$1 \rightarrow f \le b >$								
Statu	is Affected:	None	None							
Enco	oding:	1000	bbba	ffff	ffff					
Desc	nption:	Bit 'b' in re If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode when tion 35.2.3 Oriented I eral Offset	Bit 'b' in register 'f' is set. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit-							
Word	ls:	1								
Cycle	es:	1								
QC	ycle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read register 'f'	Proce Dat	ess a re	Write egister 'f'					
<u>Exan</u>	n <u>ple</u> : Before Instruc FLAG_RI After Instructic	BSF tion EG = 0A on	FLAG_RE <b>\h</b>	G, 7, 1						
	FLAG_REG = 8Ah									

#### TABLE 37-15: COMPARATOR SPECIFICATIONS

Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C									
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments		
CM01	VIOFF	Input Offset Voltage	—	-	±30	mV	VICM = VDD/2		
CM02	VICM	Input Common Mode Range	GND		Vdd	V			
CM03	CMRR	Common Mode Input Rejection Ratio	—	50	_	dB			
CM04	VHYST	Comparator Hysteresis	10	25	40	mV			
CM05	TRESP <sup>(1)</sup>	Response Time, Rising Edge	—	300	600	ns			
		Response Time, Falling Edge	_	220	500	ns			

These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

2: A mode change includes changing any of the control register values, including module enable.

#### TABLE 37-16: 5-BIT DAC SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C									
Param No.	Sym.	Characteristics	Min.	. Тур.		Units	Comments		
DSB01	VLSB	Step Size		(VDACREF+ -VDACREF-) / 32		V			
DSB01	VACC	Absolute Accuracy		—	$\pm 0.5$	LSb			
DSB03*	RUNIT	Unit Resistor Value	-	5000	_	Ω			
DSB04*	Тѕт	Settling Time <sup>(1)</sup>	—		10	μS			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Settling time measured while DACR<4:0> transitions from '00000' to '01111'.

#### TABLE 37-17: FIXED VOLTAGE REFERENCE (FVR) SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
FVR01	VFVR1	1x Gain (1.024V)	-4	—	+4	%	VDD $\ge$ 2.5V, -40°C to 85°C	
FVR02	VFVR2	2x Gain (2.048V)	-4	—	+4	%	VDD $\geq$ 2.5V, -40°C to 85°C	
FVR03	VFVR4	4x Gain (4.096V)	-5	—	+5	%	VDD $\geq 4.75V,$ -40°C to 85°C	
FVR04	TFVRST	FVR Start-up Time	_	25		us		

### TABLE 37-18: ZERO CROSS DETECT (ZCD) SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C								
Param. No.	Sym.	Characteristics	Min	Тур†	Мах	Units	Comments	
ZC01	VPINZC	Voltage on Zero Cross Pin	-	0.75	-	V		
ZC02	IZCD_MAX	Maximum source or sink current			600	μA		
ZC03	TRESPH	Response Time, Rising Edge		1		μS		
	TRESPL	Response Time, Falling Edge	_	1	_	μS		

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# 38.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.