



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	-
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TJ)
Mounting Type	Surface Mount
Package / Case	64-TQFP Exposed Pad
Supplier Device Package	64-eTQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc570s40e1cefar

List of tables

Table 1.	SPC570Sx device feature summary (Family Superset Configuration)	6
Table 2.	SPC570S40Ex, SPC570S50Ex device configuration differences	8
Table 3.	SPC570Sx series block summary	11
Table 4.	eTQFP64 and eTQFP100 pinout	16
Table 5.	Parameter classifications	22
Table 6.	Absolute maximum ratings	23
Table 7.	Radiated emissions testing specification,	24
Table 8.	ESD ratings,	24
Table 9.	Device operating conditions	25
Table 10.	Thermal characteristics for eTQFP64	26
Table 11.	Current consumption	29
Table 12.	I/O pad specification descriptions	29
Table 13.	I/O input DC electrical characteristics	30
Table 14.	I/O pull-up/pull-down DC electrical characteristics	32
Table 15.	Weak configuration I/O output characteristics,	33
Table 16.	Medium configuration I/O output characteristics,	33
Table 17.	Strong configuration I/O output characteristics	34
Table 18.	Very Strong configuration I/O output characteristics	35
Table 19.	I/O output characteristics for pads 4, 9, 11, 55, 56	36
Table 20.	Reset electrical characteristics	39
Table 21.	Voltage regulator electrical characteristics	40
Table 22.	Trimmed (PVT) values	41
Table 23.	RWSC settings	42
Table 24.	Flash memory program and erase specifications	42
Table 25.	Flash memory Life Specification	44
Table 26.	PLL1 electrical characteristics	45
Table 27.	PLL0 electrical characteristics	46
Table 28.	External Oscillator electrical specifications	46
Table 29.	Selectable load capacitance	48
Table 30.	Internal RC oscillator electrical specifications	49
Table 31.	ADC input leakage current	51
Table 32.	ADC conversion characteristics	51
Table 33.	Temperature sensor electrical characteristics	53
Table 34.	JTAG pin AC electrical characteristics	53
Table 35.	DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0	55
Table 36.	DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1	58
Table 37.	eTQFP64 package mechanical data	62
Table 38.	eTQFP100 mechanical data	64
Table 39.	Document revision history	66


List of figures

Figure 1.	Block diagram	10
Figure 2.	eTQFP 64-pin configuration	14
Figure 3.	eTQFP 100-pin configuration	15
Figure 4.	I/O input DC electrical characteristics definition	30
Figure 5.	Start-up reset requirements	37
Figure 6.	Noise filtering on reset signal	38
Figure 7.	Recommended parasitics on board	40
Figure 8.	Crystal/Resonator Connections	47
Figure 9.	Test circuit	48
Figure 10.	ADC characteristic and error definitions	50
Figure 11.	JTAG test clock input timing	54
Figure 12.	JTAG test access port timing	54
Figure 13.	JTAG boundary scan timing	55
Figure 14.	DSPI CMOS master mode – classic timing, CPHA = 0	57
Figure 15.	DSPI CMOS master mode – classic timing, CPHA = 1	57
Figure 16.	DSPI PCS strobe (PCSS) timing (master mode)	58
Figure 17.	DSPI CMOS master mode – modified timing, CPHA = 0	59
Figure 18.	DSPI CMOS master mode – modified timing, CPHA = 1	60
Figure 19.	DSPI PCS strobe (PCSS) timing (master mode)	60
Figure 20.	eTQFP64 package outline	61
Figure 21.	eTQFP100 package outline	63
Figure 22.	Ordering information scheme	65

2 Block diagram

Figure 1 shows the top-level block diagram.

Figure 1. Block diagram



[Table 3](#) summarizes the functions of all blocks present in the SPC570Sx series of microcontrollers. Please note that the presence and number of blocks vary by device and package.

Table 3. SPC570Sx series block summary

Block	Function
e200z0 CPU	Allows single clock instruction execution
Analog-to-digital converter (ADC)	Multi-channel, 12-bit analog-to-digital converter
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Enhanced Direct Memory Access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via 16 programmable channels.
DMACHMUX	Allows to route a defined number of DMA peripheral sources to the DMA channels
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network)	Supports the standard CAN communications protocol
PLL0	Output independent of core clock frequency
Frequency-modulated phase-locked loop (PLL1)	Generates high-speed system clocks and supports programmable frequency modulation
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
AIPS	System bus to peripheral bus interface
RAM controller	Acts as an interface between the system bus and the integrated system RAM
System RAM	Supports read/write accesses mapped to the SRAM memory from any master
Flash memory controller	Acts as an interface between the system bus and the Flash memory module
Flash memory	Up to 512 KB of programmable, non-volatile Flash memory for code and 32 KB for data
IRCOSC	Controls the internal 16 MHz RC oscillator system
XOSC	Controls the on-chip oscillator (XOSC) and provides the register interface for the programmable features
JTAG Master	Provides software the option to write data for driving JTAG
JTAG Data Communication Module	Provides the capability to move register data between the IPS and JTAG domains
PASS	Programs a set of Flash memory access protections, based on user programmable passwords
Sequence Processing Unit	Provides an on-device trigger functions similar to those found on a logic analyzer
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load

Table 3. SPC570Sx series block summary (continued)

Block	Function
Wakeup unit (WKPU)	The wakeup unit supports up to 18 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.
Crossbar (XBAR) switch	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.

4.3 Absolute maximum ratings

Table 6. Absolute maximum ratings ⁽¹⁾

Symbol		Parameter	Conditions	Value		Unit
				Min	Max	
Cycle	T	Lifetime power cycles	—	—	1000k	—
V _{SS}	C	Ground voltage	—	—	—	—
V _{DD_LV}	C	1.2 V core supply voltage	—	-0.3	1.5	V
V _{DD_HV_IO}	C	I/O supply voltage ⁽²⁾	—	-0.3	6.0	V
V _{DD_HV_OSC_PMC}	C	Power management unit and OSC power supply	—	-0.3	6.0	V
V _{DD_HV_ADC_TSENS}	C	ADC & TSENS power supply	—	-0.3	6.0	V
V _{REFH_ADC}	C	ADC reference supply	—	0	V _{DD_HV_ADC_TSENS}	V
V _{IN}	C	I/O input voltage range ⁽³⁾	—	-0.3	6.0	V
			Relative to V _{SS}	-0.3	—	
			Relative to V _{DD_HV_IO}	—	0.3	
I _{INJD}	T	Maximum DC injection current for digital pad during overload condition	Per pin, applies to all digital pins	-3	3	mA
I _{INJA}	T	Maximum DC injection current for analog pad during overload condition	Per pin, applies to all analog pins	-3	3	mA
I _{MAXD}	SR	Maximum output DC current when driven	Medium	-7	8	mA
			Strong	-10	10	
			Very strong	-11	11	
I _{MAXSEG}	SR	Maximum current per power segment ⁽⁴⁾	—	-90	90	mA
T _{STG}	SR	Storage temperature range and non-operating times	—	-55	175	°C
STORAGE	SR	Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range -40 °C to 85 °C	—	20	years
T _{SDR}	SR	Maximum solder temperature ⁽⁵⁾ Pb-free package	—	—	260	°C
MSL	SR	Moisture sensitivity level ⁽⁶⁾	—	—	3	—
t _{XRAY}	SR	X-ray screen time	At 80÷130 KV; 20÷50 µA; max 1 Gy dose	—	200	ms

1. Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability or cause permanent damage to the device. During overload conditions (V_{IN} > V_{DD_HV_IO} or V_{IN} < V_{SS}), the voltage on pins with respect to ground (V_{SS}) must not exceed the recommended values.

- Allowed 5.5–6.0 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset, $T_J = 150\text{ }^{\circ}\text{C}$ remaining time at or below 5.5 V.
- The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3V can be used for nominal calculations.
- A $V_{DD_HV_IO}$ power segment is defined as one or more GPIO pins located between two $V_{DD_HV_IO}$ supply pins.
- Solder profile per IPC/JEDEC J-STD-020D
- Moisture sensitivity per JEDEC test method A112

4.4 Electromagnetic compatibility (EMC)

Table 7 describes the EMC characteristics of the device.

Table 7. Radiated emissions testing specification^{(1),(2)}

Coupling structure	Test setup	Function	Functional configuration	BISS radiated emissions limit
Entire IC	(G) TEM	Reference test	C1-S3	18 dB μ V
		Reference test with SSCG	C1-S3	18 dB μ V
		Memory copy	C4-S2	18 dB μ V
		Memory copy with SSCG	C4-S2	18 dB μ V

- Reference "BISS Generic IC EMC Test Specification", version 1.2, section 9.3, "Emission test configuration for ICs with CPU".
- The EMC parameters are classified as "T", validated on testbench.

4.5 Electrostatic discharge (ESD)

The following table describes the ESD ratings of the device.

Table 8. ESD ratings^{(1),(2)}

Parameter	C	Conditions	Value	Unit
ESD for Human Body Model (HBM) ⁽³⁾	T	All pins	2000	V
ESD for field induced Charged Device Model (CDM) ⁽⁴⁾	T	All pins	500	V

- All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
- Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature. Maximum DC parametrics variation within 10% of maximum specification"
- This parameter tested in conformity with ANSI/ESD STM5.1-2007 Electrostatic Discharge Sensitivity Testing
- This parameter tested in conformity with ANSI/ESD STM5.3-1990 Charged Device Model - Component Level

4.9.2 I/O input DC characteristics

Table 13 provides input DC electrical characteristics as described in Figure 4.

Figure 4. I/O input DC electrical characteristics definition




Table 13. I/O input DC electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
TTL								
V _{IH}	SR	P	Input high level TTL	3.0 V < V _{DD_HV_IO} < 3.6 V and 4.5 V < V _{DD_HV_IO} < 5.5 V	2.0	—	V _{DD_HV_IO} + 0.3	V
V _{IL}	SR	P	Input low level TTL	3.0 V < V _{DD_HV_IO} < 3.6 V and 4.5 V < V _{DD_HV_IO} < 5.5 V	-0.3	—	0.8	
V _{HYST}	—	C	Input hysteresis TTL	3.0 V < V _{DD_HV_IO} < 3.6 V and 4.5 V < V _{DD_HV_IO} < 5.5 V	0.3 ⁽¹⁾	—	—	
CMOS								
V _{IHCMOS_H} ⁽²⁾	SR	P	Input high level CMOS (with hysteresis)	3.0 V < V _{DD_HV_IO} < 3.6 V and 4.5 V < V _{DD_HV_IO} < 5.5 V	0.65 * V _{DD_HV_IO}	—	V _{DD_HV_IO} + 0.3	V
V _{IHCMOS} ⁽²⁾	SR	P	Input high level CMOS (without hysteresis)	3.0 V < V _{DD_HV_IO} < 3.6 V and 4.5 V < V _{DD_HV_IO} < 5.5 V	0.6 * V _{DD_HV_IO}	—	V _{DD_HV_IO} + 0.3	V
V _{ILCMOS_H} ⁽²⁾	SR	P	Input low level CMOS (with hysteresis)	3.0 V < V _{DD_HV_IO} < 3.6 V and 4.5 V < V _{DD_HV_IO} < 5.5 V	-0.3	—	0.35 * V _{DD_HV_IO}	V

Table 13. I/O input DC electrical characteristics (continued)

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
$V_{ILCMOS}^{(2)}$	SR	P	Input low level CMOS (without hysteresis)	$3.0\text{ V} < V_{DD_HV_IO} < 3.6\text{ V}$ and $4.5\text{ V} < V_{DD_HV_IO} < 5.5\text{ V}$	-0.3	—	$0.4 * V_{DD_HV_IO}$	V
$V_{HYSCMOS}$	—	C	Input hysteresis CMOS	$3.0\text{ V} < V_{DD_HV_IO} < 3.6\text{ V}$ and $4.5\text{ V} < V_{DD_HV_IO} < 5.5\text{ V}$	$0.1 * V_{DD_HV_IO}$	—	—	V
Automotive								
$V_{IH}^{(3)}$	SR	P	Input high level Automotive	$4.5\text{ V} < V_{DD_HV_IO} < 5.5\text{ V}$	3.8	—	$V_{DD_HV_IO} + 0.3$	V
				$3.0\text{ V} < V_{DD_HV_IO} < 3.6\text{ V}$	$0.75 * V_{DD_HV_IO}$	—	$V_{DD_HV_IO} + 0.3$	
V_{IL}	SR	P	Input low level Automotive	$4.5\text{ V} < V_{DD_HV_IO} < 5.5\text{ V}$	-0.3	—	2.2	V
				$3.0\text{ V} < V_{DD_HV_IO} < 3.6\text{ V}$	-0.3	—	$0.35 * V_{DD_HV_IO}$	
V_{HYST}	—	C	Input hysteresis Automotive	$4.5\text{ V} < V_{DD_HV_IO} < 5.5\text{ V}$	0.5	—	—	V
				$3.0\text{ V} < V_{DD_HV_IO} < 3.6\text{ V}$	$0.11 * V_{DD_HV_IO}$	—	—	
Input Characteristics								
I_{LKG}	CC	P	Digital input leakage	—	—	—	1	μA
C_{IN}	C	D	Digital input capacitance	—	—	—	10	pF

1. Minimum hysteresis at 4.0 V

2. $VSIO[VSIO_xx] = 0$ in the range $3.0\text{ V} < V_{DD_HV_IO} < 4.0\text{ V}$, $VSIO[VSIO_xx] = 1$ in the range $4.0\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$.

3. $VSIO[VSIO_xx] = 0$ in the range $3.0\text{ V} < V_{DD_HV_IO} < 4.0\text{ V}$, $VSIO[VSIO_xx] = 1$ in the range $4.0\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$.

Table 14 provides weak pull figures. Both pull-up and pull-down current specifications are provided.

Table 14. I/O pull-up/pull-down DC electrical characteristics

Symbol		C	Parameter	Conditions	Value			Unit	
					Min	Typ	Max		
I _{WPU}	CC	P	Weak pull-up/down current absolute value ⁽¹⁾	V _{IN} = 0.69 * V _{DD_HV_IO} 4.5 V < V _{DD_HV_IO} < 5.5 V	23	—	—	μA	
				V _{IN} = 0.49 * V _{DD_HV_IO} 4.5 V < V _{DD_HV_IO} < 5.5 V	—	—	82		
				V _{IN} > V _{IL} = 1.1 V (TTL) 4.5 V < V _{DD_HV_IO} < 5.5 V	—	—	130		
	CC			T	V _{IN} = 0.75 * V _{DD_HV_IO} 3.0 V < V _{DD_HV_IO} < 3.6 V	10	—		—
					V _{IN} = 0.35 * V _{DD_HV_IO} 3.0 V < V _{DD_HV_IO} < 3.6 V	—	—		70
					V _{IN} > V _{IL} = 1.1 V (TTL) 3.0 V < V _{DD_HV_IO} < 3.6 V	—	—		75
I _{WPD}	CC	P	Weak pull-down current absolute value	V _{IN} = 0.69 * V _{DD_HV_IO} 4.5 V < V _{DD_HV_IO} < 5.5 V	—	—	130	μA	
				V _{IN} = 0.49 * V _{DD_HV_IO} 4.5 V < V _{DD_HV_IO} < 5.5 V	40	—	—		
				V _{IN} > V _{IL} = 1.1 V (TTL) 4.5 V < V _{DD_HV_IO} < 5.5 V	16	—	—		
	CC			T	V _{IN} = 0.75 * V _{DD_HV_IO} 3.0 V < V _{DD_HV_IO} < 3.6 V	—	—		92
					V _{IN} = 0.35 * V _{DD_HV_IO} 3.0 V < V _{DD_HV_IO} < 3.6 V	19	—		—
					V _{IN} > V _{IL} = 1.1 V (TTL) 3.0 V < V _{DD_HV_IO} < 3.6 V	16	—		—

1. Weak pull-up/down is enabled within $t_{WK_PU} = 1\text{ }\mu\text{s}$ after internal/external reset has been asserted. Output voltage will depend on the amount of capacitance connected to the pin.

4.9.3 I/O output DC characteristics

Table 15: Weak configuration I/O output characteristics, provide DC characteristics for bidirectional pads in the following configurations:

- Weak
- Medium
- Strong
- Very Strong

Table 19. I/O output characteristics for pads 4, 9, 11, 55, 56 (continued)

Functionality	Symbol	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
Medium	R_{OH_M}	PMOS output impedance medium configuration	$3.0\text{ V} < V_{DD_HV_IO} < 3.6\text{ V}$ Push pull, $I_{OH} < 0.5\text{ mA}$	—	—	405	Ω
	R_{OL_M}	NMOS output impedance medium configuration	$3.0\text{ V} < V_{DD_HV_IO} < 3.6\text{ V}$ Push pull, $I_{OL} < 0.5\text{ mA}$	—	—	495	Ω
	f_{max_M}	Output frequency medium configuration	$C_L = 25\text{ pF}$	—	—	12	MHz
			$C_L = 50\text{ pF}$	—	—	6	
	t_{TR_M}	Transition time output pin medium configuration	$C_L = 25\text{ pF}$	—	—	34	ns
			$C_L = 50\text{ pF}$	—	—	62	
	t_{SKEW_M}	Difference between rise time and fall time	—	—	—	46	%

4.10 RESET electrical characteristics

The device implements a dedicated bidirectional reset pin ($\overline{PORST}$).

Note: $\overline{PORST}$ pin does not require active control. It is possible to implement an external pull-up to ensure correct reset exit sequence. Recommended value is 4.7 Kohm.

Figure 5. Start-up reset requirements




Table 24. Flash memory program and erase specifications (continued)

Symbol	Characteristics ⁽¹⁾	Value									Unit
		Typ (2)	C	Initial max			Typical end of life ⁽³⁾	Lifetime max ⁽⁴⁾		C	
				25 °C (5)	All temp (6)	C		≤ 1 K cycles	≤ 100 K cycles		
t _{AIC0P}	Array Integrity Check (0.5 MB, proprietary) ⁽¹¹⁾	0.75	T	—	—	—	—	—	—	—	s
t _{MR0S}	Margin Read (0.5 MB, sequential)	25	T	—	—	—	—	—	—	—	ms
t _{MR128KS}	Margin Read (128 KB, sequential)	6.26	T	—	—	—	—	—	—	—	ms
t _{AABT}	Array Integrity Check Abort Latency	—	—	—	—	—	—	10		—	μs
t _{MABT}	Margin Read Abort Latency	—	—	—	—	—	—	10		—	μs

- Actual hardware programming times; this does not include software overhead.
- Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
- Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations. These values are characteristic, but not tested.
- Lifetime maximum program & erase times apply across the voltages and temperatures and occur after the specified number of program/erase cycles. These maximum values are characterized but not tested or guaranteed.
- Initial factory condition: < 100 program/erase cycles, 20 °C < T_J < 30 °C junction temperature, and nominal (± 2%) supply voltages. These values are verified at production testing.
- Initial maximum "All temp" program and erase times provide guidance for time-out limits used in the factory and apply for less than or equal to 100 program or erase cycles, -40 °C < T_J < 150 °C junction temperature, and nominal (± 2%) supply voltages. These values are verified at production testing.
- Rate computed based on 128K sectors.
- Only code sectors, not including EEPROM.
- Time between erase suspend resume and next erase suspend.
- Timings guaranteed by design.
- AIC is done using system clock, thus all timing is dependant on system frequency and number of wait states. Timing in the table is calculated at 80 MHz.

All the Flash operations require the presence of the system clock for internal synchronization. About 50 synchronization cycles are needed: this means that the timings of the previous table can be longer if a low frequency system clock is used.

Table 25. Flash memory Life Specification


Symbol	Characteristics ⁽¹⁾	Value				Unit
		Min	C	Typ	C	
N _{CER16K}	16 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER32K}	32 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER64K}	64 KB CODE Flash endurance	10	—	100	—	Kcycles

Table 29. Selectable load capacitance

load_cap_sel[4:0] from DCF record	Capacitance offered on EXTAL/XTAL (Cx and Cy) ⁽¹⁾ (pF)
00000	1.032
00001	1.976
00010	2.898
00011	3.823
00100	4.751
00101	5.679
00110	6.605
00111	7.536
01000	8.460
01001	9.390
01010	10.317
01011	11.245
01100	12.173
01101	13.101
01110	14.029
01111	14.957

1. Values are determined from simulation with a tolerance of $\pm 15\%$.

Figure 9. Test circuit



4.17 Internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz internal RC oscillator. This is used as the default clock at the power-up of the device.

Table 30. Internal RC oscillator electrical specifications

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
f_{Target}	CC	D IRC target frequency	—	—	16	—	MHz
$\delta f_{\text{var_noT}}$	CC	P IRC frequency variation across temperature and voltage	—	-6	—	+6	%
$\delta f_{\text{var_SW}}$	—	T IRC software trimming accuracy	Trimming temperature	-0.5	—	+0.5	%
$t_{\text{start_noT}}$	CC	T Startup time to reach within $f_{\text{var_noT}}$	Factory trimming already applied	—	—	5	μs

4.18.2 ADC electrical characteristics

Table 31. ADC input leakage current

Symbol		Parameter	Conditions	Value		Unit
				Min	Max	
I_{LKG}	CC	Input leakage current, two ADC channels input with weak pull-up and weak pull-down	$T_J < 40\text{ }^{\circ}\text{C}$	—	70	nA
			$T_J < 150\text{ }^{\circ}\text{C}$		220	

Table 32. ADC conversion characteristics

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
V_{IN}	SR	ADC input signal	$0 < V_{IN} < V_{DD_HV_IO}$	$V_{SS_HV_ADR}^{(1)}$	V_{REFH_ADC}	V
f_{ADCK}	SR	P	Clock frequency	7.5	12	MHz
$t_{ADCPRECH}$	SR	T	ADC precharge time	83	—	ns
V_{PRECH}	SR	D	Precharge voltage	—	0.25	V
ΔV_{INTREF}	CC	P	Internal reference voltage precision Applies to all internal reference points ($V_{SS_HV_ADR}$, $1/3 * V_{REFH_ADC}$, $2/3 * V_{REFH_ADC}$, V_{REFH_ADC})	-0.20	0.20	V
$t_{ADCSAMPLE}$	SR	P	ADC sample time	0.5	—	μs
$t_{ADCEVAL}$	SR	P	12-bit configuration (12 clock cycles)	1.000	—	μs
		D	10-bit configuration (10 clock cycles)	0.833	—	
$I_{ADCREFH}^{(2)}$	CC	C	ADC high reference current (average across all codes)	Run mode	—	μA
			Power Down mode	—	1	
I_{ADCVDD}	CC	P	$V_{DD_HV_ADC_TSENS}$ power supply current	Run mode	—	mA
			Power Down mode	—	0.04	
TUE_{12}	CC	T	Total unadjusted error in 12-bit configuration	$V_{REFH_ADC} > 3\text{ V}$	-6	LSB (12b)
			$3\text{ V} > V_{REFH_ADC} > 2\text{ V}$	-9	9	

4.19 Temperature sensor

The following table describes the temperature sensor electrical characteristics.

Table 33. Temperature sensor electrical characteristics

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
—	CC	C	Temperature monitoring range	—	-40	—	165	°C
T _{SENS}	CC	P	Sensitivity	—	—	5.18	—	mV/°C
T _{ACC}	CC	C	Accuracy	T _J < 150 °C	-3	—	3	°C
I _{TEMP_SENS}	CC	C	VDD_HV_ADC_TSENS power supply current	—	—	—	700	μA

4.20 JTAG interface timings

Table 34. JTAG pin AC electrical characteristics

No.	Symbol	Parameter	Conditions	Min	Max	Unit
1	t _{JCYC}	D TCK cycle time	—	100	—	ns
2	t _{JDC}	D TCK clock pulse width (measured at V _{DDC} /2)	—	40	60	%
3	t _{TCKRISE}	D TCK rise and fall times (40%-70%)	—	—	3	ns
4	t _{TMSS} , t _{TDIS}	D TMS, TDI data setup time	—	5	—	ns
5	t _{TMSH} , t _{TDIH}	D TMS, TDI data hold time	—	5	—	ns
6	t _{DOV}	D TCK low to TDO data valid	—	—	30	ns
7	t _{TDOI}	D TCK low to TDO data invalid	—	0	—	ns
8	t _{TDOHZ}	D TCK low to TDO high impedance	—	—	30	ns
9	t _{BSDV}	D TCK falling edge to output valid	—	—	50	ns
10	t _{BSDVZ}	D TCK falling edge to output valid out of high impedance	—	—	50	ns
11	t _{BSDHZ}	D TCK falling edge to output high impedance	—	—	50	ns
12	t _{BSDST}	D Boundary scan input valid to TCK rising edge	—	50	—	ns
13	t _{BSDHT}	D TCK rising edge to boundary scan input invalid	—	50	—	ns

Figure 11. JTAG test clock input timing




Figure 12. JTAG test access port timing




Figure 14. DSPI CMOS master mode – classic timing, CPHA = 0




Figure 15. DSPI CMOS master mode – classic timing, CPHA = 1




Table 38. eTQFP100 mechanical data

Ref.	Dimensions					
	Millimeters			Inches ⁽¹⁾		
	Typ.	Min.	Max.	Typ.	Min.	Max.
A	—	—	1.20	—	—	0.0472
A1	—	0.05	0.15	—	0.0020	0.0059
A2	1.00	0.95	1.05	0.0394	0.0374	0.0413
b	0.22	0.17	0.27	0.0087	0.0067	0.0106
c	—	0.09	0.20	—	0.0035	0.0079
D	16.00	15.80	16.20	0.6299	0.6220	0.6378
D1	14.00	13.80	14.20	0.5512	0.5433	0.5591
D2	—	2.00	—	—	0.0787	—
D3	12.00	—	—	0.4724	—	—
E	16.00	15.80	16.20	0.6299	0.6220	0.6378
E1	14.00	13.80	14.20	0.5512	0.5433	0.5591
E2	—	2.00	—	—	0.0787	—
E3	12.00	—	—	0.4724	—	—
e	0.50	—	—	0.0197	—	—
L	0.60	0.45	0.75	0.0236	0.0177	0.0295
L1	1.00	—	—	0.0394	—	—
k	3.5 °	0.0 °	7.0 °	3.5 °	0.0 °	7.0 °
ccc	—	—	0.08	—	—	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Note: TQFP stands for Thin Quad Flat Package.

Table 39. Document revision history (continued)

Date	Revision	Changes
26-Mar-2015	5	<i>Table 9: Device operating conditions:</i> – Added: $V_{DD_HV_OSC_PMC}$, $V_{REFH_ADC} - V_{DD_HV_ADC_TSENS}$, V_{IN}, I_{MAXSEG} – Changed values for: $V_{DD_HV_IO}$ – Updated parameter descriptions for: V_{REFH_ADC}, $V_{REFH_ADC} - V_{DD_HV_ADC_TSENS}$ – Updated classification tags and footnotes for: $V_{DD_HV_IO}$ and $V_{DD_HV_OSC_PMC}$ – Removed: V_{DD_LV} <i>Table 13: I/O input DC electrical characteristics</i> – Added I_{LKG} – Changed conditions for: V_{IH}, V_{IL}, V_{HYST}, V_{IHCMOS_H}, $V_{IHCMOS}^{(2)}$, $V_{ILCMOS_H}^{(2)}$, $V_{ILCMOS}^{(2)}$, $V_{HYSCMOS}$ – Changed values for: V_{IH}, V_{IL}, C_{IN} – Removed 4.0 V < $V_{DD_HV_IO}$ < 4.5 V conditions from the <i>Automotive</i> section Updated <i>Table 14: I/O pull-up/pull-down DC electrical characteristics</i> Removed “Min” values from tables: 15, 16, 17, 19 Removed “Typ” values from tables: 15, 16, 17, 18, 19 Renamed <i>Table 19: I/O output characteristics for pads 4, 9, 11, 55, 56</i> to include the pad numbers <i>Table 20: Reset electrical characteristics</i> changed conditions and values for: I_{OL_R}, I_{WPU}, I_{WPD} <i>Table 21: Voltage regulator electrical characteristics</i> – changed values and condition description for C_{DECBV} – removed $I_{MREGINT}$ <i>Table 24: Flash memory program and erase specifications</i> changed values for: t_{PSUS}, t_{ESUS} <i>Table 30: Internal RC oscillator electrical specifications</i> – Removed condition and changed values for df_{var_noT} – Changed values for df_{var_SW} <i>Table 32: ADC conversion characteristics</i> – Changed values for: $I_{ADCREFH}$, I_{ADCVDD}, DNL – Added footnotes for $V_{SS_HV_ADR}$ and $I_{ADCREFH}$
23-Sep-2015	6	<i>Table 6: Absolute maximum ratings:</i> – Updated t_{XRAY} <i>Table 11: Current consumption:</i> – Updated IDD information – Added classification tag, Min Typ and Max columns – Updated value of maximum consumption during boot time M/LBIST Tables 15, 16, 17, 18: – Added classification tag, Min Typ and Max columns <i>Table 22: Trimmed (PVT) values:</i> – Updated POR200 lower limit Removed “(pending silicon Qualification)” from the titles of <i>Table 24</i> and <i>Table 25</i> Corrected <i>Section 4.12.2: Power up/down sequencing</i> Reverted to using weak/medium/strong/very strong to describe pad strength