



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

Details	
Product Status	Obsolete
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	-
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	48K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TJ)
Mounting Type	Surface Mount
Package / Case	64-TQFP Exposed Pad
Supplier Device Package	64-eTQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/spc570s50e1cefay">https://www.e-xfl.com/product-detail/stmicroelectronics/spc570s50e1cefay</a>

# Contents

<b>1</b>	<b>Introduction</b> .....	<b>6</b>
1.1	Document overview .....	6
1.2	Description .....	6
1.3	Feature overview .....	9
<b>2</b>	<b>Block diagram</b> .....	<b>10</b>
<b>3</b>	<b>Package pinouts and signal descriptions</b> .....	<b>14</b>
3.1	Package pinouts .....	14
3.2	Pin descriptions .....	16
3.3	Package pads/pins .....	16
<b>4</b>	<b>Electrical characteristics</b> .....	<b>22</b>
4.1	Introduction .....	22
4.2	Parameter classification .....	22
4.3	Absolute maximum ratings .....	23
4.4	Electromagnetic compatibility (EMC) .....	24
4.5	Electrostatic discharge (ESD) .....	24
4.6	Operating conditions .....	25
4.7	Thermal characteristics .....	26
4.7.1	Package thermal characteristics .....	26
4.7.2	Power considerations .....	26
4.8	Current consumption .....	29
4.9	I/O pad electrical characteristics .....	29
4.9.1	I/O pad types .....	29
4.9.2	I/O input DC characteristics .....	30
4.9.3	I/O output DC characteristics .....	32
4.10	RESET electrical characteristics .....	37
4.11	Power management electrical characteristics .....	39
4.11.1	Voltage regulator electrical characteristics .....	39
4.12	PMU monitor specifications .....	41
4.12.1	Nomenclature .....	41

4.12.2	Power up/down sequencing . . . . .	42
4.13	Platform Flash controller electrical characteristics . . . . .	42
4.14	Flash memory electrical characteristics . . . . .	42
4.15	PLL0/PLL1 electrical characteristics . . . . .	45
4.16	External oscillator (XOSC) electrical characteristics . . . . .	46
4.17	Internal RC oscillator (16 MHz) electrical characteristics . . . . .	49
4.18	ADC electrical characteristics . . . . .	50
4.18.1	Introduction . . . . .	50
4.18.2	ADC electrical characteristics . . . . .	51
4.19	Temperature sensor . . . . .	53
4.20	JTAG interface timings . . . . .	53
4.21	DSPI CMOS master mode timing . . . . .	55
4.21.1	Classic timing . . . . .	55
4.21.2	Modified timing . . . . .	58
<b>5</b>	<b>Package information . . . . .</b>	<b>61</b>
5.1	eTQFP64 package information . . . . .	61
5.2	eTQFP100 package information . . . . .	63
<b>6</b>	<b>Ordering information . . . . .</b>	<b>65</b>
<b>7</b>	<b>Revision history . . . . .</b>	<b>66</b>

## List of tables

Table 1.	SPC570Sx device feature summary (Family Superset Configuration) . . . . .	6
Table 2.	SPC570S40Ex, SPC570S50Ex device configuration differences . . . . .	8
Table 3.	SPC570Sx series block summary . . . . .	11
Table 4.	eTQFP64 and eTQFP100 pinout . . . . .	16
Table 5.	Parameter classifications . . . . .	22
Table 6.	Absolute maximum ratings . . . . .	23
Table 7.	Radiated emissions testing specification, . . . . .	24
Table 8.	ESD ratings, . . . . .	24
Table 9.	Device operating conditions . . . . .	25
Table 10.	Thermal characteristics for eTQFP64 . . . . .	26
Table 11.	Current consumption . . . . .	29
Table 12.	I/O pad specification descriptions . . . . .	29
Table 13.	I/O input DC electrical characteristics . . . . .	30
Table 14.	I/O pull-up/pull-down DC electrical characteristics . . . . .	32
Table 15.	Weak configuration I/O output characteristics, . . . . .	33
Table 16.	Medium configuration I/O output characteristics, . . . . .	33
Table 17.	Strong configuration I/O output characteristics . . . . .	34
Table 18.	Very Strong configuration I/O output characteristics . . . . .	35
Table 19.	I/O output characteristics for pads 4, 9, 11, 55, 56 . . . . .	36
Table 20.	Reset electrical characteristics . . . . .	39
Table 21.	Voltage regulator electrical characteristics . . . . .	40
Table 22.	Trimmed (PVT) values . . . . .	41
Table 23.	RWSC settings . . . . .	42
Table 24.	Flash memory program and erase specifications . . . . .	42
Table 25.	Flash memory Life Specification . . . . .	44
Table 26.	PLL1 electrical characteristics . . . . .	45
Table 27.	PLL0 electrical characteristics . . . . .	46
Table 28.	External Oscillator electrical specifications . . . . .	46
Table 29.	Selectable load capacitance . . . . .	48
Table 30.	Internal RC oscillator electrical specifications . . . . .	49
Table 31.	ADC input leakage current . . . . .	51
Table 32.	ADC conversion characteristics . . . . .	51
Table 33.	Temperature sensor electrical characteristics . . . . .	53
Table 34.	JTAG pin AC electrical characteristics . . . . .	53
Table 35.	DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0 . . . . .	55
Table 36.	DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1 . . . . .	58
Table 37.	eTQFP64 package mechanical data . . . . .	62
Table 38.	eTQFP100 mechanical data . . . . .	64
Table 39.	Document revision history . . . . .	66

## List of figures

Figure 1.	Block diagram . . . . .	10
Figure 2.	eTQFP 64-pin configuration . . . . .	14
Figure 3.	eTQFP 100-pin configuration . . . . .	15
Figure 4.	I/O input DC electrical characteristics definition . . . . .	30
Figure 5.	Start-up reset requirements . . . . .	37
Figure 6.	Noise filtering on reset signal . . . . .	38
Figure 7.	Recommended parasitics on board . . . . .	40
Figure 8.	Crystal/Resonator Connections . . . . .	47
Figure 9.	Test circuit . . . . .	48
Figure 10.	ADC characteristic and error definitions . . . . .	50
Figure 11.	JTAG test clock input timing . . . . .	54
Figure 12.	JTAG test access port timing . . . . .	54
Figure 13.	JTAG boundary scan timing . . . . .	55
Figure 14.	DSPI CMOS master mode – classic timing, CPHA = 0 . . . . .	57
Figure 15.	DSPI CMOS master mode – classic timing, CPHA = 1 . . . . .	57
Figure 16.	DSPI PCS strobe (PCSS) timing (master mode) . . . . .	58
Figure 17.	DSPI CMOS master mode – modified timing, CPHA = 0 . . . . .	59
Figure 18.	DSPI CMOS master mode – modified timing, CPHA = 1 . . . . .	60
Figure 19.	DSPI PCS strobe (PCSS) timing (master mode) . . . . .	60
Figure 20.	eTQFP64 package outline . . . . .	61
Figure 21.	eTQFP100 package outline . . . . .	63
Figure 22.	Ordering information scheme . . . . .	65

Table 2. SPC570S40Ex, SPC570S50Ex device configuration differences

	SPC570S40 (full option configuration)	SPC570S50 (full option configuration)
Flash	256 KB <sup>(1)</sup>	512 KB
RAM	32 KB <sup>(2)</sup>	48 KB
CAN	1 <sup>(3)</sup>	2
Others	aligned to the <a href="#">SPC570Sx device feature summary (Family Superset Configuration)</a> described in <a href="#">Table 1</a>	

- Flash blocks excluded on SPC570S40:  
128K Block 0 [0x0100\_0000 ... 0x0101\_FFFF]  
128K Block 1 [0x0102\_0000 ... 0x0103\_FFFF]
- SRAM area excluded on SPC570S40  
[0x4000\_8000...0x4000\_BFFF]
- FlexCAN1 excluded on SPC570S40

Table 3. SPC570Sx series block summary (continued)

Block	Function
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
MC_PMC	Contains registers that enable/disable the various voltage monitors
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Memory protection unit (MPU)	Provides hardware access control for all memory references generated in a device
eTimer	Has six 16-bit general purpose counter, where each counter can be used as input capture or output compare function
FCCU	Collects fault event notification from the rest of the system and translates them into internal and/or external system reactions
RCCU	Compares input signals and issues an alarm in the case of a mismatch
MEMU	Collects and reports error events associated with ECC (Error Correction Code) logic used on SRAM, DMA RAM and Flash memory
XBIC	Verifies the integrity of the attribute information for crossbar transfers and signals the Fault Collection and Control Unit (FCCU) when an error is detected
STCU2	Handles the BIST procedure
CRC	Controls the computation of CRC, off-loading this work from the CPU
RegProt	Protects several registers against accidental writing, locking their value till the next reset phase
Temperature sensor	Monitors the device temperature
Debug Control Interface	Provides debug features for the MCU
Nexus Port Controller	Monitor a variety of signals including addresses, data, control signals, status signals, etc.
Nexus Multimaster Trace Client	Monitors the system bus and provides real-time trace information to debug or development tools
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
System integration unit (SIUL)	Provides control over all the electrical pad controls and up to 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR and operating system tasks
System watchdog timer (SWT)	Provides protection from runaway code

Table 4. eTQFP64 and eTQFP100 pinout (continued)

Port pin	Pad	Pin No.		Type	Alternate functions			
		eTQFP64	eTQFP100		AF1	AF2	AF3	AF4
PB[12]	PAD[28]	—	33	IN/ANA	Timer 2 - ch. 4	ADC ch. 12	Timer 1 - ch. 5	LINFlex 1 - RX
PB[13]	PAD[29]	—	34	IN/ANA	Timer 2 - ch. 5	ADC ch. 11	Timer 3 - ch. 0	NMI
PB[14]	PAD[30]	22	35	IN/ANA	Timer 2 - ch. 0	ADC ch. 2	Timer 3 - ch. 1	Timer 2 - ch. 1
PB[15]	PAD[31]	23	36	IN/ANA	Timer 2 - ch. 1	ADC ch. 1	Timer 3 - ch. 2	Timer 2 - ch. 2
PC[0]	PAD[32]	—	37	IN/ANA	Timer 1 - ch. 0	ADC ch. 10	Timer 3 - ch. 3	Ext. INT 0
PC[1]	PAD[33]	24	38	IN/ANA	Timer 2 - ch. 2	ADC ch. 0	Timer 3 - ch. 4	Timer 2 - ch. 4
—	VDD_HV_ADC_TSENS	25	39	PW	—			
PC[2]	PAD[34]	26	40	IO	Timer 0 - ch. 5	DSPI 2 - CS 1	FlexCAN 1 - RX	FlexCAN 0 - RX
PC[3]	PAD[35]	27	41	IO	Timer 1 - ch. 0	DSPI 2 - CS 2	FlexCAN 1 - TX	FlexCAN 0 - TX
PC[4]	PAD[36]	28	42	IO	Timer 1 - ch. 1	DSPI 1 - CS 0	Ext. INT 1	FlexCAN 1 - RX
PC[5]	PAD[37]	—	43	IO	DSPI 1 - CS 0	Timer 1 - ch. 2	Nexus RDY	FlexCAN 1 - TX
PC[6]	PAD[38]	—	44	IO	DSPI 1 - Serial Data	Timer 1 - ch. 3	DSPI 2 - CS 4	DSPI 0 - Serial Data
PC[7]	PAD[39]	29	45	IO	Timer 1 - ch. 2	DSPI 1 - Serial Data	DSPI 2 - CS 5	DSPI 0 - CS 0
PC[8]	PAD[40]	30	46	IO	Timer 1 - ch. 3	DSPI 1 - Serial Data	DSPI 2 - CS 6	DSPI 0 - CS 1
PC[9]	PAD[41]	—	47	IO	DSPI 1 - Serial Data	Timer 1 - ch. 4	DSPI 2 - CS 7	DSPI 0 - Serial Data
PC[10]	PAD[42]	—	48	IO	DSPI 1 - CLK	Timer 1 - ch. 5	—	DSPI 0 - CLK
PC[11]	PAD[43]	31	49	IO	Timer 1 - ch. 4	DSPI 1 - CLK	—	DSPI 0 - CS 2
—	FCCU_F1	32	50	IO	FCCU_F1			
—	VDD_HV_IO	33	51	PWB51	—			
—	VDD_LV	34	52	PW	—			
—	EXTAL	35	53	ANA	—			

Table 4. eTQFP64 and eTQFP100 pinout (continued)

Port pin	Pad	Pin No.		Type	Alternate functions			
		eTQFP64	eTQFP100		AF1	AF2	AF3	AF4
—	XTAL	36	54	ANA	—			
—	VDD_HV_OSC_PMC	37	55	PW	—			
PC[12]	PAD[44]	—	56	IO	Timer 0 - ch. 0	DSPI 1 - CS 3	—	LINFlex 0 - RX
PC[13]	PAD[45]	—	57	IO	Timer 0 - ch. 1	DSPI 1 - CS 4	—	LINFlex 0 - TX
PC[14]	PAD[46]	—	58	IO	Timer 0 - ch. 2	DSPI 1 - CS 5	—	DSPI 0 - CS 3
—	TDI	38	59	IO	—			
—	TMS	39	60	IO	—			
—	TDO	40	61	IO	—			
PC[15]	PAD[47]	41	62	IO	NMI	DSPI 1 - CS 2	Ext. INT 4	Timer 2 - ch. 0
—	TCK	42	63	IO	—			
—	TESTMODE	43	64	IO	—			
PD[0]	PAD[48]	—	65	IO	DSPI 1 - CS 6	Ext. INT 0	—	Timer 2 - ch. 1
—	PORST	44	66	IO	—			
PD[1]	PAD[49]	—	67	IO	Timer 0 - ch. 3	DSPI 1 - CS 7	—	DSPI 0 - CS 4
—	VDD_LV	45	68	PW	—			
PD[2]	PAD[50]	—	69	IO	Timer 2 - ch. 0	DSPI 2 - CS 1	DSPI 1 - CS 6	Timer 3 - ch. 0
PD[3]	PAD[51]	—	70	IO	Timer 2 - ch. 1	DSPI 2 - CS 2	DSPI 1 - CS 4	Timer 3 - ch. 1
PD[4]	PAD[52]	—	71	IO	Timer 2 - ch. 2	DSPI 2 - CS 3	DSPI 1 - CS 7	Timer 3 - ch. 2
—	VDD_HV_IO	46	—	PWB51	—			
PD[5]	PAD[53]	—	72	IO	DSPI 2 - CS 0	Timer 2 - ch. 1	DSPI 1 - CS 6	Timer 3 - ch. 3
PD[6]	PAD[54]	—	73	IO	DSPI 2 - Serial Data	Timer 2 - ch. 2	DSPI 1 - CS 5	DSPI 0 - CS 5
PD[7]	PAD[55]	47	74	IO	Timer 3 - ch. 0	CTU trg_inp	DSPI 1 - CS 2	LINFlex 1 - RX
PD[8]	PAD[56]	48	75	IO	Timer 3 - ch. 1	CTU trg_outp	DSPI 1 - CS 6	LINFlex 1 - TX

## 4 Electrical characteristics

### 4.1 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid applying any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol “CC” for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol “SR” for System Requirement is included in the Symbol column.

### 4.2 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in [Table 5](#) are used and the parameters are tagged accordingly in the tables where appropriate.

**Table 5. Parameter classifications**

Classification tag	Tag description
P	Those parameters are guaranteed during production testing on each individual device.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

*Note:* The classification is shown in the column labeled “C” in the parameter tables where appropriate.

2. Allowed 5.5–6.0 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset,  $T_J = 150\text{ °C}$  remaining time at or below 5.5 V.
3. The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3V can be used for nominal calculations.
4. A  $V_{DD\_HV\_IO}$  power segment is defined as one or more GPIO pins located between two  $V_{DD\_HV\_IO}$  supply pins.
5. Solder profile per IPC/JEDEC J-STD-020D
6. Moisture sensitivity per JEDEC test method A112

## 4.4 Electromagnetic compatibility (EMC)

Table 7 describes the EMC characteristics of the device.

**Table 7. Radiated emissions testing specification<sup>(1),(2)</sup>**

Coupling structure	Test setup	Function	Functional configuration	BISS radiated emissions limit
Entire IC	(G) TEM	Reference test	C1-S3	18 dB $\mu$ V
		Reference test with SSCG	C1-S3	18 dB $\mu$ V
		Memory copy	C4-S2	18 dB $\mu$ V
		Memory copy with SSCG	C4-S2	18 dB $\mu$ V

1. Reference "BISS Generic IC EMC Test Specification", version 1.2, section 9.3, "Emission test configuration for ICs with CPU".
2. The EMC parameters are classified as "T", validated on testbench.

## 4.5 Electrostatic discharge (ESD)

The following table describes the ESD ratings of the device.

**Table 8. ESD ratings<sup>(1),(2)</sup>**

Parameter	C	Conditions	Value	Unit
ESD for Human Body Model (HBM) <sup>(3)</sup>	T	All pins	2000	V
ESD for field induced Charged Device Model (CDM) <sup>(4)</sup>	T	All pins	500	V

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
2. Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature. Maximum DC parametrics variation within 10% of maximum specification"
3. This parameter tested in conformity with ANSI/ESD STM5.1-2007 Electrostatic Discharge Sensitivity Testing
4. This parameter tested in conformity with ANSI/ESD STM5.3-1990 Charged Device Model - Component Level

### 4.9.2 I/O input DC characteristics

Table 13 provides input DC electrical characteristics as described in Figure 4.

Figure 4. I/O input DC electrical characteristics definition




Table 13. I/O input DC electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
<b>TTL</b>								
$V_{IH}$	SR	P	Input high level TTL	$3.0\text{ V} < V_{DD\_HV\_IO} < 3.6\text{ V}$ and $4.5\text{ V} < V_{DD\_HV\_IO} < 5.5\text{ V}$	2.0	—	$V_{DD\_HV\_IO} + 0.3$	V
$V_{IL}$	SR	P	Input low level TTL	$3.0\text{ V} < V_{DD\_HV\_IO} < 3.6\text{ V}$ and $4.5\text{ V} < V_{DD\_HV\_IO} < 5.5\text{ V}$	-0.3	—	0.8	
$V_{HYST}$	—	C	Input hysteresis TTL	$3.0\text{ V} < V_{DD\_HV\_IO} < 3.6\text{ V}$ and $4.5\text{ V} < V_{DD\_HV\_IO} < 5.5\text{ V}$	0.3 <sup>(1)</sup>	—	—	
<b>CMOS</b>								
$V_{IHCOS\_H}^{(2)}$	SR	P	Input high level CMOS (with hysteresis)	$3.0\text{ V} < V_{DD\_HV\_IO} < 3.6\text{ V}$ and $4.5\text{ V} < V_{DD\_HV\_IO} < 5.5\text{ V}$	0.65 * $V_{DD\_HV\_IO}$	—	$V_{DD\_HV\_IO} + 0.3$	V
$V_{IHCOS}^{(2)}$	SR	P	Input high level CMOS (without hysteresis)	$3.0\text{ V} < V_{DD\_HV\_IO} < 3.6\text{ V}$ and $4.5\text{ V} < V_{DD\_HV\_IO} < 5.5\text{ V}$	0.6 * $V_{DD\_HV\_IO}$	—	$V_{DD\_HV\_IO} + 0.3$	V
$V_{ILCOS\_H}^{(2)}$	SR	P	Input low level CMOS (with hysteresis)	$3.0\text{ V} < V_{DD\_HV\_IO} < 3.6\text{ V}$ and $4.5\text{ V} < V_{DD\_HV\_IO} < 5.5\text{ V}$	-0.3	—	0.35 * $V_{DD\_HV\_IO}$	V

**Table 18. Very Strong configuration I/O output characteristics (continued)**

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
t <sub>TR_V</sub>	C C	D	Transition time output pin very strong configuration	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 15 pF	—	—	4.5	ns
				3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 25 pF	—	—	5	
				3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V T <sub>d</sub> = 0.6 ns, load = 10 pF	—	—	(4.5 * T <sub>r</sub> ) + T <sub>f</sub> < 9	
				4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V C <sub>L</sub> = 25 pF	—	—	4	
				4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V C <sub>L</sub> = 50 pF	—	—	8	
				4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V T <sub>d</sub> = 1 ns, load = 10 pF	—	—	(4.5 * T <sub>r</sub> ) + T <sub>f</sub> < 9	
t <sub>PHL-PLH_V</sub>	C C	T	Difference between delay of rising and falling edges	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 15 pF	0	—	1.2	ns
				4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V C <sub>L</sub> = 25 pF	0	—	1.2	

For W/M (Weak/Medium) pads the following values hold true.

**Table 19. I/O output characteristics for pads 4, 9, 11, 55, 56**

Functionality	Symbol	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
Weak	R <sub>OH_S</sub>	PMOS output impedance weak configuration	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V Push pull, I <sub>OH</sub> < 0.5 mA	—	—	1600	Ω
	R <sub>OL_S</sub>	NMOS output impedance weak configuration	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V Push pull, I <sub>OL</sub> < 0.5 mA	—	—	1896	Ω
	f <sub>max_S</sub>	Output frequency weak configuration	C <sub>L</sub> = 25 pF	—	—	2	MHz
			C <sub>L</sub> = 50 pF	—	—	1	
	t <sub>TR_S</sub>	Transition time output pin weak configuration	C <sub>L</sub> = 25 pF	—	—	127	ns
			C <sub>L</sub> = 50 pF	—	—	2443	
t <sub>SKEW_S</sub>	Difference between rise time and fall time	—	—	—	50	%	

**Table 24. Flash memory program and erase specifications (continued)**

Symbol	Characteristics <sup>(1)</sup>	Value								Unit	
		Typ <sup>(2)</sup>	C	Initial max			Typical end of life <sup>(3)</sup>	Lifetime max <sup>(4)</sup>			C
				25 °C <sup>(5)</sup>	All temp <sup>(6)</sup>	C		≤ 1 K cycles	≤ 100 K cycles		
t <sub>AICOP</sub>	Array Integrity Check (0.5 MB, proprietary) <sup>(11)</sup>	0.75	T	—	—	—	—	—	—	—	s
t <sub>MROS</sub>	Margin Read (0.5 MB, sequential)	25	T	—	—	—	—	—	—	—	ms
t <sub>MR128KS</sub>	Margin Read (128 KB, sequential)	6.26	T	—	—	—	—	—	—	—	ms
t <sub>AABT</sub>	Array Integrity Check Abort Latency	—	—	—	—	—	—	10	—	—	µs
t <sub>MABT</sub>	Margin Read Abort Latency	—	—	—	—	—	—	10	—	—	µs

- Actual hardware programming times; this does not include software overhead.
- Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
- Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations. These values are characteristic, but not tested.
- Lifetime maximum program & erase times apply across the voltages and temperatures and occur after the specified number of program/erase cycles. These maximum values are characterized but not tested or guaranteed.
- Initial factory condition: < 100 program/erase cycles, 20 °C < T<sub>J</sub> < 30 °C junction temperature, and nominal (± 2%) supply voltages. These values are verified at production testing.
- Initial maximum “All temp” program and erase times provide guidance for time-out limits used in the factory and apply for less than or equal to 100 program or erase cycles, -40 °C < T<sub>J</sub> < 150 °C junction temperature, and nominal (± 2%) supply voltages. These values are verified at production testing.
- Rate computed based on 128K sectors.
- Only code sectors, not including EEPROM.
- Time between erase suspend resume and next erase suspend.
- Timings guaranteed by design.
- AIC is done using system clock, thus all timing is dependant on system frequency and number of wait states. Timing in the table is calculated at 80 MHz.

All the Flash operations require the presence of the system clock for internal synchronization. About 50 synchronization cycles are needed: this means that the timings of the previous table can be longer if a low frequency system clock is used.

**Table 25. Flash memory Life Specification**

Symbol	Characteristics <sup>(1)</sup>	Value				Unit
		Min	C	Typ	C	
N <sub>CER16K</sub>	16 KB CODE Flash endurance	10	—	100	—	Kcycles
N <sub>CER32K</sub>	32 KB CODE Flash endurance	10	—	100	—	Kcycles
N <sub>CER64K</sub>	64 KB CODE Flash endurance	10	—	100	—	Kcycles



Table 25. Flash memory Life Specification (continued)

Symbol	Characteristics <sup>(1)</sup>	Value				Unit
		Min	C	Typ	C	
N <sub>CER128K</sub>	128 KB CODE Flash endurance	1	—	100	—	Kcycles
N <sub>DER16K</sub>	16 KB EEPROM Flash endurance	100	—		—	Kcycles
t <sub>DR1k</sub>	Minimum data retention Blocks with 0 - 1,000 P/E cycles	25	—		—	Years
t <sub>DR10k</sub>	Minimum data retention Blocks with 1,001 - 10,000 P/E cycles	15	—		—	Years
t <sub>DR100k</sub>	Minimum data retention Blocks with 10,001 - 100,000 P/E cycles	15	—		—	Years

1. Program and erase cycles supported across specified temperature specs.

### 4.15 PLL0/PLL1 electrical characteristics

The device provides a phase-locked loop (PLL0) as well as a frequency-modulated phase-locked loop (PLL1) module to generate a fast system clock from the main oscillator driver.

Table 26. PLL1 electrical characteristics

Symbol	C	Parameter	Conditions <sup>(1)</sup>	Value			Unit
				Min	Typ	Max	
f <sub>PLLIN</sub>	SR	—	PLL1 reference clock <sup>(2)</sup>	—			
Δ <sub>PLLIN</sub>	SR	—	PLL1 reference clock duty cycle <sup>(2)</sup>	—			
f <sub>PLOUT</sub>	CC	D	PLL1 output clock frequency	—			
f <sub>VCO</sub> <sup>(3)</sup>	CC	P	VCO frequency	—			
t <sub>LOCK</sub>	CC	P	PLL1 lock time	Stable oscillator (f <sub>PLLIN</sub> = 16 MHz)			
Δt <sub>STJIT</sub>	CC	T	PLL1 short term jitter	f <sub>PLLIN</sub> = 16 MHz (resonator), f <sub>PLLCLK</sub> @ 64 MHz			
I <sub>PLL</sub>	CC	C	PLL1 consumption	T <sub>A</sub> = 25 °C			

- V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.
- PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f<sub>PLLIN</sub> and Δ<sub>PLLIN</sub>.
- Frequency modulation is considered ±2%.

Figure 14. DSPI CMOS master mode – classic timing, CPHA = 0





Figure 15. DSPI CMOS master mode – classic timing, CPHA = 1



**Table 36. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1<sup>(1)</sup>**

#	Symbol	C	Characteristic	Condition		Value <sup>(2)</sup>		Unit
				Pad drive <sup>(3)</sup>	Load (C <sub>L</sub> )	Min	Max	
SOUT data hold time (after SCK edge)								
10	t <sub>HO</sub>	CC	D	SOUT data hold time after SCK	SOUT and SCK drive strength			
					Very strong	25 pF	2	—

1. Protocol clock is 40 MHz and all pads are configured as very strong.
2. All timing values for output signals in this table are measured to 50% of the output voltage.
3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
4. t<sub>SDC</sub> is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
5. PCSx and PCSS using same pad configuration.

**Figure 17. DSPI CMOS master mode – modified timing, CPHA = 0**




Figure 18. DSPI CMOS master mode – modified timing, CPHA = 1






Figure 19. DSPI PCS strobe ( $\overline{PCSS}$ ) timing (master mode)



# 6 Ordering information

Figure 22. Ordering information scheme



## 7 Revision history

**Table 39. Document revision history**

Date	Revision	Changes
08-Apr-2013	1	Initial release
21-Sep-2013	2	Updated Disclaimer.
03-Jun-2014	3	Updated the tables in Section 3.2.4: Pin multiplexing, <a href="#">Section 3.3: Package pads/pins</a> and <a href="#">Section 4.9.3: I/O output DC characteristics</a> Updated <a href="#">Table 5: Parameter classifications</a> Updated <a href="#">Table 24: Flash memory program and erase specifications</a>
12-Jun-2014	4	Changed timing values in <a href="#">Table 24: Flash memory program and erase specifications</a> Added <a href="#">Table 25: Flash memory Life Specification</a>
26-Mar-2015	5	Throughout the document: <ul style="list-style-type: none"> <li>– Editorial and formatting updates</li> <li>– Changed device name from SPC570S40Ex to SPC570S</li> <li>– Used slow/medium/fast/veryfast to describe pad strength</li> <li>– Replaced all occurrences of PLL by PLL0 and FMPLL by PLL1</li> <li>– Renamed <math>V_{DD\_HV\_OSC}</math> as <math>V_{DD\_HV\_OSC\_PMC}</math></li> <li>– Renamed <math>V_{DD\_HV\_ADV}</math> and <math>V_{DD\_ADC\_TSENS}</math> as <math>V_{DD\_HV\_ADC\_TSENS}</math></li> <li>– Renamed <math>V_{DD\_HV\_ADR}</math> as <math>V_{REFH\_ADC}</math></li> <li>– Renamed <math>V_{DD\_HV\_IO\_MAIN}</math> and <math>V_{DD\_HV\_IO\_JTAG}</math> as <math>V_{DD\_HV\_IO}</math></li> <li>– Renamed <math>V_{SS\_HV\_IO}</math> as <math>V_{SS}</math></li> </ul> Clarified descriptions of <a href="#">Figure 6: Noise filtering on reset signal</a> Removed subsections of <a href="#">Section 3.2: Pin descriptions</a> with referral to the "Signal description" chapter in the devices' reference manual Added <a href="#">Section 4.4: Electromagnetic compatibility (EMC)</a> Added <a href="#">Section 4.5: Electrostatic discharge (ESD)</a> Added <a href="#">Section 4.8: Current consumption</a> Updated <a href="#">Section 4.11: Power management electrical characteristics</a> Added <a href="#">Section 4.12: PMU monitor specifications</a> Added <a href="#">Section 4.16: External oscillator (XOSC) electrical characteristics</a> Added <a href="#">Section 4.19: Temperature sensor</a> Added <a href="#">Section 4.20: JTAG interface timings</a> Added <a href="#">Section 4.21: DSPI CMOS master mode timing</a> Added <a href="#">Table 2: SPC570S40Ex, SPC570S50Ex device configuration differences</a> <a href="#">Table 6: Absolute maximum ratings</a> <ul style="list-style-type: none"> <li>– Added: <math>V_{DD\_HV\_OSC\_PMC}</math>, <math>V_{DD\_HV\_ADC\_TSENS}</math>, <math>V_{REFH\_ADC}</math>, <math>I_{MAXSEG}</math></li> <li>– Changed values for: <math>Cycle</math>, <math>V_{IN}</math>, <math>I_{MAXD}</math></li> <li>– Added condition for <math>t_{XRAY}</math></li> <li>– Removed <math>T_J</math></li> <li>– Updated footnote 1. and parameter descriptions for <math>I_{INJD}</math> and <math>I_{INJA}</math></li> </ul>

**Table 39. Document revision history (continued)**

Date	Revision	Changes
26-Mar-2015	5	<p><i>Table 9: Device operating conditions:</i></p> <ul style="list-style-type: none"> <li>– Added: <math>V_{DD\_HV\_OSC\_PMC}</math>, <math>V_{REFH\_ADC} - V_{DD\_HV\_ADC\_TSENS}</math>, <math>V_{IN}</math>, <math>I_{MAXSEG}</math></li> <li>– Changed values for: <math>V_{DD\_HV\_IO}</math></li> <li>– Updated parameter descriptions for: <math>V_{REFH\_ADC}</math>, <math>V_{REFH\_ADC} - V_{DD\_HV\_ADC\_TSENS}</math></li> <li>– Updated classification tags and footnotes for: <math>V_{DD\_HV\_IO}</math> and <math>V_{DD\_HV\_OSC\_PMC}</math></li> <li>– Removed: <math>V_{DD\_LV}</math></li> </ul> <p><i>Table 13: I/O input DC electrical characteristics</i></p> <ul style="list-style-type: none"> <li>– Added <math>I_{LKG}</math></li> <li>– Changed conditions for: <math>V_{IH}</math>, <math>V_{IL}</math>, <math>V_{HYST}</math>, <math>V_{IHC MOS\_H}</math>, <math>V_{IHC MOS}^{(2)}</math>, <math>V_{ILCMOS\_H}^{(2)}</math>, <math>V_{ILCMOS}^{(2)}</math>, <math>V_{HYSCMOS}</math></li> <li>– Changed values for: <math>V_{IH}</math>, <math>V_{IL}</math>, <math>C_{IN}</math></li> <li>– Removed 4.0 V &lt; <math>V_{DD\_HV\_IO}</math> &lt; 4.5 V conditions from the <i>Automotive</i> section</li> </ul> <p>Updated <i>Table 14: I/O pull-up/pull-down DC electrical characteristics</i></p> <p>Removed “Min” values from tables: 15, 16, 17, 19</p> <p>Removed “Typ” values from tables: 15, 16, 17, 18, 19</p> <p>Renamed <i>Table 19: I/O output characteristics for pads 4, 9, 11, 55, 56</i> to include the pad numbers</p> <p><i>Table 20: Reset electrical characteristics</i> changed conditions and values for: <math>I_{OL\_R}</math>, <math>I_{WPU}</math>, <math>I_{WPD}</math></p> <p><i>Table 21: Voltage regulator electrical characteristics</i></p> <ul style="list-style-type: none"> <li>– changed values and condition description for <math>C_{DECBV}</math></li> <li>– removed <math>I_{MREGINT}</math></li> </ul> <p><i>Table 24: Flash memory program and erase specifications</i> changed values for: <math>t_{PSUS}</math>, <math>t_{ESUS}</math></p> <p><i>Table 30: Internal RC oscillator electrical specifications</i></p> <ul style="list-style-type: none"> <li>– Removed condition and changed values for <math>df_{var\_noT}</math></li> <li>– Changed values for <math>df_{var\_SW}</math></li> </ul> <p><i>Table 32: ADC conversion characteristics</i></p> <ul style="list-style-type: none"> <li>– Changed values for: <math>I_{ADCREFH}</math>, <math>I_{ADCVDD}</math>, <math>DNL</math></li> <li>– Added footnotes for <math>V_{SS\_HV\_ADR}</math> and <math>I_{ADCREFH}</math></li> </ul>
23-Sep-2015	6	<p><i>Table 6: Absolute maximum ratings:</i></p> <ul style="list-style-type: none"> <li>– Updated <math>t_{XRAY}</math></li> </ul> <p><i>Table 11: Current consumption:</i></p> <ul style="list-style-type: none"> <li>– Updated IDD information</li> <li>– Added classification tag, Min Typ and Max columns</li> <li>– Updated value of maximum consumption during boot time M/LBIST</li> </ul> <p>Tables 15, 16, 17, 18:</p> <ul style="list-style-type: none"> <li>– Added classification tag, Min Typ and Max columns</li> </ul> <p><i>Table 22: Trimmed (PVT) values:</i></p> <ul style="list-style-type: none"> <li>– Updated POR200 lower limit</li> </ul> <p>Removed “(pending silicon Qualification)” from the titles of <i>Table 24</i> and <i>Table 25</i></p> <p>Corrected <i>Section 4.12.2: Power up/down sequencing</i></p> <p>Reverted to using weak/medium/strong/very strong to describe pad strength</p>