



Welcome to **E-XFL.COM** 


What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	16MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	86
Program Memory Size	256KB (128K x 16)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega2560-16aur

Figure 1-2. CBGA-pinout ATmega640/1280/2560




**Table 1-1.** CBGA-pinout ATmega640/1280/2560

	1	2	3	4	5	6	7	8	9	10
	'	2	3	4	3	0	1	0	9	10
Α	GND	AREF	PF0	PF2	PF5	PK0	PK3	PK6	GND	VCC
В	AVCC	PG5	PF1	PF3	PF6	PK1	PK4	PK7	PA0	PA2
С	PE2	PE0	PE1	PF4	PF7	PK2	PK5	PJ7	PA1	PA3
D	PE3	PE4	PE5	PE6	PH2	PA4	PA5	PA6	PA7	PG2
E	PE7	PH0	PH1	PH3	PH5	PJ6	PJ5	PJ4	PJ3	PJ2
F	VCC	PH4	PH6	PB0	PL4	PD1	PJ1	PJ0	PC7	GND
G	GND	PB1	PB2	PB5	PL2	PD0	PD5	PC5	PC6	VCC
Н	PB3	PB4	RESET	PL1	PL3	PL7	PD4	PC4	PC3	PC2
J	PH7	PG3	PB6	PL0	XTAL2	PL6	PD3	PC1	PC0	PG1
K	PB7	PG4	VCC	GND	XTAL1	PL5	PD2	PD6	PD7	PG0

Note: The functions for each pin is the same as for the 100 pin packages shown in Figure 1-1 on page 2.



Figure 1-3. Pinout ATmega1281/2561



Note: The large center pad underneath the QFN/MLF package is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.




## 2. Overview

The ATmega640/1280/1281/2560/2561 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega640/1280/1281/2560/2561 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

## 2.1 Block Diagram

Figure 2-1. Block Diagram



The Atmel® AVR® core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.



The ATmega640/1280/1281/2560/2561 provides the following features: 64K/128K/256K bytes of In-System Programmable Flash with Read-While-Write capabilities, 4Kbytes EEPROM, 8Kbytes SRAM, 54/86 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), six flexible Timer/Counters with compare modes and PWM, four USARTs, a byte oriented 2-wire Serial Interface, a 16-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE® std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

Atmel offers the QTouch<sup>®</sup> library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offersrobust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression<sup>®</sup> (AKS<sup>®</sup>) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop and debug your own touch applications.

The device is manufactured using the Atmel high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega640/1280/1281/2560/2561 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega640/1280/1281/2560/2561 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.



#### 2.3.6 Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 80.

#### 2.3.7 Port E (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 82.

## 2.3.8 Port F (PF7..PF0)

Port F serves as analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface.

#### 2.3.9 Port G (PG5..PG0)

Port G is a 6-bit I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 86.

#### 2.3.10 Port H (PH7..PH0)

Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up resistors are activated. The Port H pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port H also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 88.

## 2.3.11 Port J (PJ7..PJ0)

Port J is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port J output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port J pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port J also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 90.



#### 2.3.12 Port K (PK7..PK0)

Port K serves as analog inputs to the A/D Converter.

Port K is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port K output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port K pins that are externally pulled low will source current if the pull-up resistors are activated. The Port K pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port K also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 92.

#### 2.3.13 Port L (PL7..PL0)

Port L is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port L output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port L pins that are externally pulled low will source current if the pull-up resistors are activated. The Port L pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port L also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 94.

#### 2.3.14 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in "System and Reset Characteristics" on page 360. Shorter pulses are not guaranteed to generate a reset.

#### 2.3.15 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

#### 2.3.16 XTAL2

Output from the inverting Oscillator amplifier.

#### 2.3.17 AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter.

#### 2.3.18 AREF

This is the analog reference pin for the A/D Converter.



## 3. Resources

A comprehensive set of development tools and application notes, and datasheets are available for download on <a href="http://www.atmel.com/avr">http://www.atmel.com/avr</a>.

## 4. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

## 5. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 ppm over 20 years at 85°C or 100 years at 25°C.

## 6. Capacitive touch sensing

The Atmel<sup>®</sup> QTouch<sup>®</sup> Library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR<sup>®</sup> microcontrollers. The QTouch Library includes support for the QTouch and QMatrix acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch Library for the AVR Microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.

The QTouch Library is FREE and downloadable from the Atmel website at the following location: www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the Atmel QTouch Library User Guide - also available for download from the Atmel website.



# 7. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x1FF)	Reserved	-	-	-	-	-	-	-	-	
	Reserved	-	-	-	-	-	-	-	-	
(0x13F)	Reserved									
(0x13E)	Reserved									
(0x13D)	Reserved									
(0x13C)	Reserved									
(0x13B)	Reserved									
(0x13A)	Reserved									
(0x139)	Reserved									
(0x138)	Reserved									
(0x137)	Reserved UDR3				LICADTO I/O	Data Danistan				nama 010
(0x136) (0x135)	UBRR3H	-	-	-	USANTS I/C	Data Register	ICADT2 Paud Pa	te Register High E	Duto	page 218
(0x135) (0x134)	UBRR3L	-	-			ate Register Low I		te Register High E	byte	page 222 page 222
(0x134)	Reserved	-	-	-	- JOAN TO DAUG NO		-	-	-	page 222
(0x132)	UCSR3C	UMSEL31	UMSEL30	UPM31	UPM30	USBS3	UCSZ31	UCSZ30	UCPOL3	page 235
(0x131)	UCSR3B	RXCIE3	TXCIE3	UDRIE3	RXEN3	TXEN3	UCSZ32	RXB83	TXB83	page 234
(0x130)	UCSR3A	RXC3	TXC3	UDRE3	FE3	DOR3	UPE3	U2X3	MPCM3	page 233
(0x12F)	Reserved	-	-	-	-	-	-	-	-	P 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
(0x12E)	Reserved	-	-	-	-	-	-	-	-	
(0x12D)	OCR5CH			Timer/Co	unter5 - Output C	ompare Register	C High Byte			page 160
(0x12C)	OCR5CL					Compare Register				page 160
(0x12B)	OCR5BH			Timer/Co	unter5 - Output C	ompare Register	B High Byte			page 160
(0x12A)	OCR5BL					Compare Register				page 160
(0x129)	OCR5AH			Timer/Co	unter5 - Output C	ompare Register	A High Byte			page 160
(0x128)	OCR5AL			Timer/Co	unter5 - Output C	ompare Register	A Low Byte			page 160
(0x127)	ICR5H			Timer/0	Counter5 - Input (	Capture Register	High Byte			page 161
(0x126)	ICR5L			Timer/	Counter5 - Input	Capture Register	Low Byte			page 161
(0x125)	TCNT5H			Time	er/Counter5 - Co	unter Register Hig	gh Byte			page 158
(0x124)	TCNT5L			Tim	er/Counter5 - Co	unter Register Lo	w Byte			page 158
(0x123)	Reserved	-	-	-	-	-	-	-	-	
(0x122)	TCCR5C	FOC5A	FOC5B	FOC5C	-	-	-	-	-	page 157
(0x121)	TCCR5B	ICNC5	ICES5	-	WGM53	WGM52	CS52	CS51	CS50	page 156
(0x120)	TCCR5A	COM5A1	COM5A0	COM5B1	COM5B0	COM5C1	COM5C0	WGM51	WGM50	page 154
(0x11F)	Reserved	-	-	-	-	-	-	-	-	
(0x11E)	Reserved	-	-	-	-	-	-	-	-	
(0x11D)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0x11C) (0x11B)	Reserved	-	-	-	-	-	-	-	-	
(0x11B) (0x11A)	Reserved	-	-		-	-	-	_	-	
(0x11A)	Reserved	-	-	-	-	-	-	-	-	
(0x118)	Reserved	-	-	-	-	-	-	-	-	
(0x117)	Reserved	_	_	-	-	_	_	-	-	
(0x116)	Reserved	-	-	-	-	-	-	-	-	
(0x115)	Reserved	-	-	-	-	-	-	-	-	
(0x114)	Reserved	-	-	-	-	-	-	-	-	
(0x113)	Reserved	-	-	-	-	-	-	-	-	
(0x112)	Reserved	-	-	-	-	-	-	-	-	
(0x111)	Reserved	-	-	-	-	-	-	-	-	
(0x110)	Reserved	-	-	-	-	-	-	-	-	
(0x10F)	Reserved	-	-	-	-	-	-	-	-	
(0x10E)	Reserved	-	-	-	-	-	-	-	-	
(0x10D)	Reserved	-	-	-	-	-	-	-	-	
(0x10C)	Reserved	-	-	-	-	-	-	-	- DODTI O	
(0x10B)	PORTL	PORTL7	PORTL6	PORTL5	PORTL4	PORTL3	PORTL2	PORTL1	PORTL0	page 100
(0x10A)	DDRL PINL	DDL7 PINL7	DDL6 PINL6	DDL5	DDL4	DDL3	DDL2	DDL1	DDL0	page 100
(0x109)	PORTK	PINL7 PORTK7	PORTK6	PINL5 PORTK5	PINL4 PORTK4	PINL3 PORTK3	PINL2 PORTK2	PINL1 PORTK1	PINL0 PORTK0	page 100
(0x108)	DDRK	DDK7	DDK6	DDK5	DDK4	DDK3	DDK2	DDK1	DDK0	page 99 page 99
(0v107)		אטט			PINK4	PINK3	PINK2	PINK1	PINK0	page 99
(0x107) (0x106)		PINK7	PINKE			I HALLO	1 1131134	1 11313.1	I II VI VU	page 00
(0x106)	PINK	PINK7	PINK6 PORTJ6	PINK5 PORTJ5			PURT 12	PORT I1	PORT.In	page 90
(0x106) (0x105)	PINK PORTJ	PORTJ7	PORTJ6	PORTJ5	PORTJ4	PORTJ3	PORTJ2 DDJ2	PORTJ1	PORTJ0	page 99
(0x106) (0x105) (0x104)	PINK PORTJ DDRJ	PORTJ7 DDJ7	PORTJ6 DDJ6	PORTJ5 DDJ5	PORTJ4 DDJ4	PORTJ3 DDJ3	DDJ2	DDJ1	DDJ0	page 99
(0x106) (0x105)	PINK PORTJ	PORTJ7	PORTJ6	PORTJ5	PORTJ4	PORTJ3				



(0xBC) (0xBB) (0xBA) (0xB9) (0xB8) (0xB7)	TWCR TWDR TWAR	TWINT	TWEA	TWSTA						
(0xBA) (0xB9) (0xB8)				IWSIA	TWSTO	TWWC	TWEN	-	TWIE	page 261
(0xB9) (0xB8)	TWAR		Ī		2-wire Serial Inte			T	1	page 263
(0xB8)	THIOD	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	page 263
` '	TWSR TWBR	TWS7	TWS6	TWS5	TWS4 -wire Serial Interfa	TWS3	-	TWPS1	TWPS0	page 262
(OXBI)	Reserved	_	_		-wire Senai inten	L L	_	-	_	page 261
(0xB6)	ASSR	-	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	page 179
(0xB5)	Reserved	-	-	-	-	-	-	-	-	p a g
(0xB4)	OCR2B			Tim	ner/Counter2 Outp	out Compare Reg	ister B	•	•	page 186
(0xB3)	OCR2A			Tin	ner/Counter2 Outp		ister A			page 186
(0xB2)	TCNT2				Timer/Co	unter2 (8 Bit)			T	page 186
(0xB1)	TCCR2B TCCR2A	FOC2A COM2A1	FOC2B COM2A0	- COMOD4	- COMORO	WGM22	CS22	CS21	CS20	page 185
(0xB0) (0xAF)	Reserved	- CONIZAT	- COMZAU	COM2B1	COM2B0			WGM21	WGM20	page 186
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	OCR4CH			Timer/Co	unter4 - Output C	ompare Register	C High Byte			page 160
(0xAC)	OCR4CL			Timer/Co	unter4 - Output C	ompare Register	C Low Byte			page 160
(0xAB)	OCR4BH				unter4 - Output C					page 160
(0xAA)	OCR4BL				unter4 - Output C					page 160
(0xA9)	OCR4AH				unter4 - Output C					page 159
(0xA8) (0xA7)	OCR4AL ICR4H				unter4 - Output C Counter4 - Input (					page 159 page 161
(0xA7) (0xA6)	ICR4L				Counter4 - Input (	1 0	,			page 161
(0xA5)	TCNT4H				er/Counter4 - Cou	•	•			page 158
(0xA4)	TCNT4L				er/Counter4 - Cou		•			page 158
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	TCCR4C	FOC4A	FOC4B	FOC4C	-	-	-	-	-	page 157
(0xA1)	TCCR4B	ICNC4	ICES4	-	WGM43	WGM42	CS42	CS41	CS40	page 156
(0xA0)	TCCR4A	COM4A1	COM4A0	COM4B1	COM4B0	COM4C1	COM4C0	WGM41	WGM40	page 154
(0x9F)	Reserved	-	-	-	-	-	-	-	-	
(0x9E) (0x9D)	Reserved OCR3CH	-	-		unter3 - Output C			-	-	page 159
(0x9C)	OCR3CL				unter3 - Output C					page 159
(0x9B)	OCR3BH				unter3 - Output C					page 159
(0x9A)	OCR3BL			Timer/Co	unter3 - Output C	ompare Register	B Low Byte			page 159
(0x99)	OCR3AH				unter3 - Output C					page 159
(0x98)	OCR3AL				unter3 - Output C					page 159
(0x97)	ICR3H ICR3L				Counter3 - Input ( Counter3 - Input (	<u> </u>	• •			page 161
(0x96) (0x95)	TCNT3H				er/Counter3 - Cou					page 161 page 158
(0x94)	TCNT3L				er/Counter3 - Cou		•			page 158
(0x93)	Reserved	-	-	-	-	-	-	-	-	, ,
(0x92)	TCCR3C	FOC3A	FOC3B	FOC3C	-	-	-	-	-	page 157
(0x91)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	page 156
(0x90)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	page 154
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E) (0x8D)	Reserved OCR1CH	-	-	Timer/Co	unter1 - Output C	omnare Register	C High Byte	-	-	page 159
(0x8C)	OCR1CL				unter1 - Output C					page 159
(0x8B)	OCR1BH				unter1 - Output C		•			page 159
(0x8A)	OCR1BL			Timer/Co	unter1 - Output C	ompare Register	B Low Byte			page 159
(0x89)	OCR1AH				unter1 - Output C					page 159
(0x88)	OCR1AL				unter1 - Output C					page 159
(0x87)	ICR1H				Counter1 - Input (					page 160
(0x86) (0x85)	ICR1L TCNT1H				Counter1 - Input (	<u> </u>				page 160 page 158
(0x84)	TCNT1h TCNT1L		Timer/Counter1 - Counter Register High Byte Timer/Counter1 - Counter Register Low Byte					page 158		
(0x83)	Reserved	-	-	-	-	-	-	-	-	h=31 130
(0x82)	TCCR1C	FOC1A	FOC1B	FOC1C	-	-	-	-	-	page 157
(0x81)	TCCR1B	ICNC1	ICES1	•	WGM13	WGM12	CS12	CS11	CS10	page 156
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	page 154
(0x7F)	DIDR1	- AD07D	-	-	-	- AD00D	- AD00D	AIN1D	AIN0D	page 267
(0x7E)	DIDR0 DIDR2	ADC7D	ADC6D	ADC5D	ADC12D	ADC3D	ADC2D	ADC1D	ADC0D	page 287
(0x7D) (0x7C)	ADMUX	ADC15D REFS1	ADC14D REFS0	ADC13D ADLAR	ADC12D MUX4	ADC11D MUX3	ADC10D MUX2	ADC9D MUX1	ADC8D MUX0	page 288 page 281
(0x7C) (0x7B)	ADCSRB	-	ACME	- ADLAN	-	MUX5	ADTS2	ADTS1	ADTS0	page 266, 282, 287
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	page 285
(0x79)	ADCH					gister High byte			•	page 286



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x78)	ADCL				ADC Data Re	egister Low byte		•		page 286
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	XMCRB	XMBK	-	-	-	-	XMM2	XMM1	XMM0	page 38
(0x74) (0x73)	XMCRA TIMSK5	SRE -	SRL2	SRL1 ICIE5	SRL0	SRW11 OCIE5C	SRW10 OCIE5B	SRW01 OCIE5A	SRW00 TOIE5	page 36
(0x73) (0x72)	TIMSK4	-	-	ICIE5	-	OCIE4C	OCIE3B OCIE4B	OCIE4A	TOIE3	page 162 page 161
(0x71)	TIMSK3	-	-	ICIE3	-	OCIE3C	OCIE3B	OCIE3A	TOIE3	page 161
(0x70)	TIMSK2	-	-	-	-	-	OCIE2B	OCIE2A	TOIE2	page 188
(0x6F)	TIMSK1	-	-	ICIE1	-	OCIE1C	OCIE1B	OCIE1A	TOIE1	page 161
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	page 131
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	page 113
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	page 113
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	page 114
(0x6A) (0x69)	EICRB EICRA	ISC71 ISC31	ISC70 ISC30	ISC61 ISC21	ISC60 ISC20	ISC51 ISC11	ISC50 ISC10	ISC41 ISC01	ISC40 ISC00	page 110
(0x69)	PCICR	-	-	-	15020	-	PCIE2	PCIE1	PCIE0	page 110 page 112
(0x67)	Reserved	-	-	-	-	-	-	-	-	page 112
(0x66)	OSCCAL				Oscillator Cal	bration Register				page 48
(0x65)	PRR1	-	-	PRTIM5	PRTIM4	PRTIM3	PRUSART3	PRUSART2	PRUSART1	page 56
(0x64)	PRR0	PRTWI	PRTIM2	PRTIM0	-	PRTIM1	PRSPI	PRUSART0	PRADC	page 55
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	page 48
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE V	WDP2	WDP1	WDP0	page 65
0x3F (0x5F) 0x3E (0x5E)	SREG SPH	SP15	T SP14	H SP13	S SP12	SP11	N SP10	Z SP9	C SP8	page 13 page 15
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 15
0x3C (0x5C)	EIND	-	-	-	-	-	-	-	EIND0	page 16
0x3B (0x5B)	RAMPZ	-	-	-	-	-	-	RAMPZ1	RAMPZ0	page 16
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	-	-	-	-	-	-	-	-	
0x38 (0x58)	Reserved	-	-	-	-	-	-	-	-	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	page 323
0x36 (0x56)	Reserved	- ITD	-	-	- DUD	-	-	- IVCEI	-	neme C4 100 00 001
0x35 (0x55) 0x34 (0x54)	MCUCR MCUSR	JTD -	-	-	PUD JTRF	WDRF	BORF	IVSEL EXTRF	IVCE PORF	page 64, 108, 96, 301 page 301
0x33 (0x53)	SMCR	-	-	-	-	SM2	SM1	SM0	SE	page 50
0x32 (0x52)	Reserved	-	-	-	-	-	-	-	-	page
0x31 (0x51)	OCDR	OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	page 294
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	page 266
0x2F (0x4F)	Reserved	-	-	-	-	-	-	-	-	
0x2E (0x4E)	SPDR				SPI Da	ta Register	1	ı		page 199
0x2D (0x4D)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	page 198
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR Conoral Burns	CPOL	CPHA	SPR1	SPR0	page 197
0x2B (0x4B) 0x2A (0x4A)	GPIOR2 GPIOR1					se I/O Register 2 se I/O Register 1				page 36 page 36
0x29 (0x49)	Reserved	-	-	-	-	-	-	-	-	page oo
0x28 (0x48)	OCR0B			Tin	ner/Counter0 Out	out Compare Reg	ister B			page 130
0x27 (0x47)	OCR0A				ner/Counter0 Out					page 130
0x26 (0x46)	TCNT0				Timer/Co	unter0 (8 Bit)				page 130
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	page 129
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	page 126
0x23 (0x43)	GTCCR	TSM	-	-	-	-	-	PSRASY	PSRSYNC	page 166, 189
0x22 (0x42) 0x21 (0x41)	EEARH EEARL	-	-	-	EEPROM Addres		EEPROM Address	s Hegister High B	уте	page 34 page 34
0x21 (0x41) 0x20 (0x40)	EEDR					s недізіег Low в Data Register	yıe			page 34
0x1F (0x3F)	EECR	-	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	page 34
0x1E (0x3E)	GPIOR0					se I/O Register 0				page 36
0x1D (0x3D)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	page 111
0x1C (0x3C)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTF2	INTF1	INTF0	page 112
0x1B (0x3B)	PCIFR	-	-	-	-		PCIF2	PCIF1	PCIF0	page 113
0x1A (0x3A)	TIFR5	-	-	ICF5	-	OCF5C	OCF5B	OCF5A	TOV5	page 162
0x19 (0x39)	TIFR4	-	-	ICF4	-	OCF4C	OCF4B	OCF4A	TOV4	page 162
0x18 (0x38)	TIFR3	-	-	ICF3	-	OCF3C	OCF3B	OCF3A	TOV3	page 162
0x17 (0x37) 0x16 (0x36)	TIFR2 TIFR1	-	-	- ICF1	-	OCF1C	OCF2B OCF1B	OCF2A OCF1A	TOV2 TOV1	page 188
0x16 (0x36) 0x15 (0x35)	TIFRI TIFR0	-	-	IUF I	-	-	OCF1B OCF0B	OCF1A OCF0A	TOV1	page 162 page 131
0.10 (0.00)	III NO	_	•	-	_	-	1 00100	COLON	1000	page 101



# 8. Instruction Set Summary

APPLIANT CAMP   Add two Registers	Mnemonics	Operands	Description	Operation	Flags	#Clocks
ACC   Ris Ris   Add two Registers	ARITHMETIC AND L	OGIC INSTRUCTIONS	•			
ACOUNT   Ris   Ris   Act will corpy to Engates   Ris - Ris - Ris - Ris   C				Rd ← Rd + Rr	Z. C. N. V. H	1
ADM   ADM   ADM   Add Immediate to World   Ref. Fig Ref Fig Z. C., N. V., S   2		,				
SUBBLE   PR   K   Subtent Consistence   Pac   Pac   Pac   Fac   K   Z   C, N, V, H   1						
Subsect Constant from Register   Rec. Fig. 17.				Rd ← Rd - Rr		
SEC   Ris Rr   Subtent with Carry for Registers   Ris C   Ri		,				1
SEC   Risk   Subtest work Carry Corestant from Reg.   Risk - Risk - C   Z. C. N. V. N   2						
SIMPLE   BALFAEL   Subtect Immediate from Worst   BARFAEL - BARFAEL   Z. C. N. V. S.   1			-			1
AND	SBIW	Rdl,K		Rdh:Rdl ← Rdh:Rdl - K		2
OR         Rd, K.         Logoal Of Registers         Re ← Box Pr         Z, N, V         1           EOR         Rd, K.         Exclusion OR Registers         Rd ← Rel Rel Pr         Z, N, V         1           EOR         Rd, R.         Exclusion OR Registers         Rd ← Rel Rel Pr         Z, N, V         1           NCO         Rd         More Scorpherent         Rd ← Rel Rel Pr         Z, N, V         1           NEG         Rd         Town Complement         Rd ← Rel Pr         Z, N, V         1           SBR         RdX         Collega Religion Register         Rd ← Rel + Rel Religion         Z, N, V         1           SBR         RdX         Collega Religion Register         Rd ← Rel + Rel + Rel + Religion         Z, N, V         1           DEC         Rd         Decoment         Rd ← Rel - I         Z, N, V         1           TST         Rd         Decoment         Rd ← Rel - I         Z, N, V         1           CLI         Rd         Decoment         Rd ← Rel - I         Z, N, V         1           CLI         Rd         Decoment         Rd ← Rel - I         Z, N, V         1           CLI         Rd         Decoment         Rd ← Religion         Rd ← Religion	AND	Rd, Rr		Rd ← Rd • Rr	Z, N, V	1
OFI         R.K.         Logisted RR Register and Constant         Rat − Rat = Rr         2_R, V         1           EGR         R.M. R         Exclusive OR Register         Rat − Rat = Rr         2_C, N, V         1           COM         Rd         One Complement         Rat − Rat = Rr         2_C, N, V         1           SRR         RAK         Set Billio in Register         Rat − Rat × K         2_C, N, V         1           DEC         Rd         House Billio in Register         Rat − Rat × K         2_N, V         1           DEC         Rd         Decement         Rat − Rat × R         2_N, V         1           DEC         Rd         Decement         Rat − Rat × R         2_N, V         1           TST         Rd         Text Cars on Minus         Rat − Rat × R         2_N, V         1           TST         Rd         Text Cars on Minus         Rat − Rat × R         2_N, V         1           SER         Rd         Text Cars on Minus         Rat − Rat × R         2_N, V         1           SER         Rd         Text Cars on Minus         Rat − Rat × R         2_N, V         1           SER         Rd         Mat Mattyl Singer Minus         Rat − Rat × R         2_N, V	ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z, N, V	1
EOR	OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z, N, V	1
EOR	ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z, N, V	1
NEG         Rbt         Two Complement         Rd ← 000 − Rd         Z ∈ N, V ↑         1           SBR         Bit M         Class Right in Register         Rd ← Rd × N ← T ← N ← T ← N ← T ← T ← T ← T ← T ←	EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z, N, V	1
SBR         Rask         Set Bild(s) in Register         Ral ← Ral ∨ K         Z, N, V         1           CBR         Risk         Cher Bilds) in Register         Ral ← Ral + T         Z, N, V         1           DBC         Ral         Incorrent         Ral ← Ral + T         Z, N, V         1           DBC         Ral         Incorrent         Ral ← Ral + T         Z, N, V         1           TST         Ral         Tast for Zaro or Minus         Ral ← Ral + Ral         Z, N, V         1           CIR         Ral         Tast for Zaro or Minus         Ral ← Ral + Ral         Z, N, V         1           CIR         Ral         Ral         Call Sage Annual Sag	СОМ	Rd		Rd ← 0xFF – Rd	Z, C, N, V	1
BRAK   Clear Birgs) in Register   Rid + (butter, K)   2, N, V   1	NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z, C, N, V, H	1
BIC   Bid	SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z, N, V	1
DEC   Rd	CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z, N, V	1
Test	INC	Rd	Increment	Rd ← Rd + 1	Z, N, V	1
CLR         Rd         Clear Register         Rd         End         Z. M. V         1           SER         Rd         Set Register         Rd         Autre         None         1           MULS         Rd, Rr         Multiply Unsigned         R1 Filo c. Rd x Rr         Z. C         2           MULSU         Rd, Rr         Multiply Signed         R1 Filo c. Rd x Rr         Z. C         2           MULSU         Rd, Rr         Multiply Signed with Unsigned         R1 Filo c. Rd x Rr         Z. C         2           FMULS         RB, Rr         Fractional Multiply Signed         R1 Filo c. Rd x Rr         Z. C         2           FMULS         RB, Rr         Fractional Multiply Signed with Unsigned         R1 Filo c. (Rd x Rp) <<1         Z. C         2           FMULS         RB, Rr         Fractional Multiply Signed with Unsigned         R1 Filo c. (Rd x Rp) <<1         Z. C         2           FMULS         RB, Rr         Fractional Multiply Signed with Unsigned         R1 Filo c. Rd x Rp) <<1         Z. C         2           FMULS         RB, Rr         Fractional Multiply Signed with Unsigned         R1 Filo c. Rd x Rp) <<1         Z. C         2           FMULS         RB, Rr         RB Call c. Rd x Rp)         RC T         R RD	DEC	Rd	Decrement	Rd ← Rd – 1	Z, N, V	1
SeR	TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z, N, V	1
MULS	CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z, N, V	1
MULS	SER	Rd	Set Register	Rd ← 0xFF	None	1
MULSU	MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z, C	2
FMULL   Rd, Rr	MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z, C	2
FMULS    Rd, Rr	MULSU	Rd, Rr			Z, C	2
BANUCH INSTRUCTIONS	FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z, C	2
RJMP   K   Relative Jump   PC← PC + K + 1   None   2	FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z, C	2
RUMP   K	FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z, C	2
LMMP	BRANCH INSTRUCT	TIONS				
ELMP	RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
JMP	IJMP		Indirect Jump to (Z)	PC ← Z	None	2
RCALL   K	EIJMP		Extended Indirect Jump to (Z)	PC ←(EIND:Z)	None	2
Indirect Call to (Z)	JMP	k	Direct Jump	PC ← k	None	3
EICALL   Extended Indirect Call to (Z)   PC ←(EIND:Z)   None   4   CALL   K   Direct Subroutine Call   PC ← K   None   5   RET   Subroutine Return   PC ← STACK   None   5   RETI   Interrupt Return   PC ← STACK   None   5   RETI   Interrupt Return   PC ← STACK   I   5   CPSE   Rd.Rr   Compare Skip if Equal   if (Rd = Rr) PC ← PC + 2 or 3   None   1/2/3   CP   Rd.Rr   Compare   Rd − Rr   Z, N, V, C, H   1   CPC   Rd.Rr   Compare with Carry   Rd − Rr − C   Z, N, V, C, H   1   CPC   Rd.Rr   Compare with Carry   Rd − Rr − C   Z, N, V, C, H   1   CPC   Rd.K   Compare Register with Immediate   Rd − K   Z, N, V, C, H   1   CPI   Rd.K   Compare Register with Immediate   Rd − K   Z, N, V, C, H   1   SBRC   Rr, b   Skip if Bit in Register Cleared   if (Rr(b)=1) PC ← PC + 2 or 3   None   1/2/3   SBRS   Rr, b   Skip if Bit in Register Cleared   if (Rr(b)=1) PC ← PC + 2 or 3   None   1/2/3   SBIS   P, b   Skip if Bit in I/O Register Cleared   if (R(b)=1) PC ← PC + 2 or 3   None   1/2/3   SBIS   P, b   Skip if Bit in I/O Register Cleared   if (R(b)=1) PC ← PC + 2 or 3   None   1/2/3   SBIS   P, b   Skip if Bit in I/O Register I Set   if (R(b)=1) PC ← PC + 2 or 3   None   1/2/3   SBIS   P, b   Skip if Bit in I/O Register I Set   if (R(b)=1) PC ← PC + 2 or 3   None   1/2/3   SBIS   P, b   Skip if Bit in I/O Register I Set   if (SREG(s) = 1) then PC ← PC + k + 1   None   1/2   SBRBC   S, k   Branch if Status Flag Set   if (SREG(s) = 0) then PC ← PC + k + 1   None   1/2   SBRC   S   Branch if Grant Set   if (SREG(s) = 0) then PC ← PC + k + 1   None   1/2   SBRC   K   Branch if Grant Set   if (SREG(s) = 0) then PC ← PC + k + 1   None   1/2   SBRC   K   Branch if Grant Set   if (SREG(s) = 0) then PC ← PC + k + 1   None   1/2   SBRC   K   Branch if Grant Set   if (SREG(s) = 0) then PC ← PC + k + 1   None   1/2   SBRC   K   Branch if Grant Set   if (SREG(s) = 0) then PC ← PC + k + 1   None   1/2   SBRC   K   Branch if I Munu Set   if (SREG(s) = 0) then PC ← PC + k + 1   None   1/2   SBRC   K   Branch if Hunu Set   if (SREG(s) = 0) t	RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	4
CALL         k         Direct Subroutine Call         PC ← K         None         5           RET         Subroutine Return         PC ← STACK         None         5           RETI         Interrupt Return         PC ← STACK         I         5           CPSE         Rd,Rr         Compare, Skip if Equal         if (Rd = Rr) PC ← PC + 2 or 3         None         1/2/3           CP         Rd,Rr         Compare With Carry         Rd – Rr – C         Z, N, V, C, H         1           CPC         Rd,Rr         Compare with Carry         Rd – Rr – C         Z, N, V, C, H         1           CPI         Rd,K         Compare With Carry         Rd – Rr – C         Z, N, V, C, H         1           CPI         Rd,K         Compare Register with Immediate         Rd – K         Z, N, V, C, H         1           SBRC         Rr, b         Skip if Bit in Register Cleared         if (Rr(b)=0) PC ← PC + 2 or 3         None         1/2/3           SBRS         Rr, b         Skip if Bit in VO Register Cleared         if (R(b)=0) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (RP(b)=0) PC ← PC + PC + 2 or 3         None         1/2/3           SBRS         S, k	ICALL		Indirect Call to (Z)	PC ← Z	None	4
RET	EICALL		Extended Indirect Call to (Z)	PC ←(EIND:Z)	None	4
RETI	CALL	k	Direct Subroutine Call	PC ← k	None	5
CPSE         Rd,Rr         Compare, Skip if Equal         if (Rd = Rr) PC ← PC + 2 or 3         None         1/2/3           CP         Rd,Rr         Compare         Rd − Rr         Z, N, V, C, H         1           CPC         Rd,Rr         Compare with Carry         Rd − Rr − C         Z, N, V, C, H         1           CPI         Rd,K         Compare Register with Immediate         Rd − K         2, N, V, C, H         1           SBRC         Rr, b         Skip if Bit in Register cleared         if (Rr(b)=0) PC ← PC + 2 or 3         None         1/2/3           SBRS         Rr, b         Skip if Bit in Register is Set         if (Rr(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIC         P, b         Skip if Bit in I/O Register Cleared         if (Rr(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register Cleared         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIS         S, k         Branch if Status Flag	RET		Subroutine Return	PC ← STACK	None	5
CP         Rd,Rr         Compare with Carry         Rd − Rr − C         Z, N, V, C, H         1           CPC         Rd,Rr         Compare with Carry         Rd − Rr − C         Z, N, V, C, H         1           CPI         Rd,K         Compare Register with Immediate         Rd − K         Z, N, V, C, H         1           SBRC         Rr, b         Skip if Bit in Register Cleared         if (Rr(b)=0) PC ← PC + 2 or 3         None         11/2/3           SBRS         Rr, b         Skip if Bit in I/O Register Cleared         if (Rr(b)=0) PC ← PC + 2 or 3         None         11/2/3           SBIC         P, b         Skip if Bit in I/O Register Cleared         if (P(b)=0) PC ← PC + 2 or 3         None         11/2/3           SBIS         P, b         Skip if Bit in I/O Register Is Set         if (P(b)=1) PC ← PC + 2 or 3         None         11/2/3           BRBS         S, k         Branch if Status Flag Set         if (SREG(s) = 1) then PC ← PC + k + 1         None         11/2/3           BRBC         S, k         Branch if Status Flag Cleared         if (SREG(s) = 1) then PC ← PC + k + 1         None         11/2           BREQ         k         Branch if Equal         if (Z = 1) then PC ← PC + k + 1         None         1/2           BRCS         k         Branch if	RETI		Interrupt Return	PC ← STACK	1	5
CPC         Rd,Rr         Compare with Carry         Rd − Rr − C         Z, N, V, C, H         1           CPI         Rd,K         Compare Register with Immediate         Rd − K         Z, N, V, C, H         1           SBRC         Rr, b         Skip if Bit in Register Cleared         if (Rr(b)=0) PC ← PC + 2 or 3         None         11/2/3           SBRS         Rr, b         Skip if Bit in Register is Set         if (Rr(b)=1) PC ← PC + 2 or 3         None         11/2/3           SBIC         P, b         Skip if Bit in I/O Register Cleared         if (P(b)=0) PC ← PC + 2 or 3         None         11/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         11/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         11/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + C + C + C + C + C + C + C + C + C	CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CPI         Rd,K         Compare Register with Immediate         Rd – K         Z, N, V, C, H         1           SBRC         Rr, b         Skip if Bit in Register Cleared         if (Rr(b)=0) PC ← PC + 2 or 3         None         1/2/3           SBRS         Rr, b         Skip if Bit in Register is Set         if (Rr(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIC         P, b         Skip if Bit in I/O Register Cleared         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + C+ 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + C+ C+ or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + C+ C+ or 3         None         1/2/3           BBS         s, k         Branch if Status Flag Set         if (P(b)=1) PC ← PC + C+ C+ I         None         1/2           BRBC         s, k         Branch if Status Flag Set         if (SREG(s) = 1) then PC ← PC + k + 1         None         1/2	СР	Rd,Rr	Compare	Rd – Rr	Z, N, V, C, H	1
SBRC         Rr, b         Skip if Bit in Register Cleared         if (Rr(b)=0) PC ← PC + 2 or 3         None         1/2/3           SBRS         Rr, b         Skip if Bit in Register is Set         if (Rr(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIC         P, b         Skip if Bit in I/O Register Cleared         if (P(b)=0) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIS         S, k         Branch if Carl Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           BRD         S, k         Branch if Status Flag Set         if (SREG(s) = 1) then PC ← PC + k + 1         None         1/2           BRBC         s, k         Branch if Status Flag Set         if (C = 1) then PC ← PC + k + 1         None         1/2	CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N, V, C, H	1
SBRS         Rr, b         Skip if Bit in Register is Set         if (Rr(b)=1) PC ← PC + 2 or 3         None         1/2/3           SBIC         P, b         Skip if Bit in I/O Register Cleared         if (P(b)=0) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           BRBS         s, k         Branch if Status Flag Set         if (SREG(s)=1) then PC ← PC + k + 1         None         1/2/3           BRBC         s, k         Branch if Status Flag Cleared         if (SREG(s)=1) then PC ← PC + k + 1         None         1/2           BREQ         k         Branch if Equal         if (Z=1) then PC ← PC + k + 1         None         1/2           BRNE         k         Branch if Not Equal         if (Z=0) then PC ← PC + k + 1         None         1/2           BRCS         k         Branch if Carry Set         if (C=1) then PC ← PC + k + 1         None         1/2           BRCS         k         Branch if Carry Cleared         if (C=0) then PC ← PC + k + 1         None         1/2           BRC         k         Branch if Gary Cleared         if (C=0) then PC ← PC + k + 1         None         1/2           BRH         k         Branch if Minus <td>CPI</td> <td>Rd,K</td> <td>Compare Register with Immediate</td> <td>Rd – K</td> <td>Z, N, V, C, H</td> <td>1</td>	CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N, V, C, H	1
SBIC         P, b         Skip if Bit in I/O Register Cleared         if (P(b)=0) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           BRBS         s, k         Branch if Status Flag Set         if (SREG(s) = 1) then PC ← PC+k+1         None         1/2           BRBC         s, k         Branch if Status Flag Cleared         if (SREG(s) = 0) then PC ← PC+k+1         None         1/2           BREQ         k         Branch if Status Flag Cleared         if (SREG(s) = 0) then PC ← PC+k+1         None         1/2           BRNE         k         Branch if Not Equal         if (Z = 1) then PC ← PC + k+1         None         1/2           BRCS         k         Branch if Carry Set         if (C = 0) then PC ← PC + k+1         None         1/2           BRCS         k         Branch if Carry Set         if (C = 0) then PC ← PC + k+1         None         1/2           BRCC         k         Branch if Garry Cleared         if (C = 0) then PC ← PC + k+1         None         1/2           BRSH         k         Branch if Jame or Higher         if (C = 0) then PC ← PC + k+1         None         1/2           BRMI         k         Branch if Minus <td>SBRC</td> <td>Rr, b</td> <td>Skip if Bit in Register Cleared</td> <td>if (Rr(b)=0) PC ← PC + 2 or 3</td> <td></td> <td>1/2/3</td>	SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3		1/2/3
SBIC         P, b         Skip if Bit in I/O Register Cleared         if (P(b)=0) PC ← PC + 2 or 3         None         1/2/3           SBIS         P, b         Skip if Bit in I/O Register is Set         if (P(b)=1) PC ← PC + 2 or 3         None         1/2/3           BRBS         s, k         Branch if Status Flag Set         if (SREG(s) = 1) then PC ← PC+k+1         None         1/2           BRBC         s, k         Branch if Status Flag Cleared         if (SREG(s) = 0) then PC ← PC+k+1         None         1/2           BREQ         k         Branch if Status Flag Cleared         if (SREG(s) = 0) then PC ← PC+k+1         None         1/2           BRNE         k         Branch if Not Equal         if (Z = 1) then PC ← PC + k+1         None         1/2           BRCS         k         Branch if Carry Set         if (C = 0) then PC ← PC + k+1         None         1/2           BRCS         k         Branch if Carry Set         if (C = 1) then PC ← PC + k+1         None         1/2           BRCC         k         Branch if Garry Cleared         if (C = 0) then PC ← PC + k+1         None         1/2           BRSH         k         Branch if Jame or Higher         if (C = 0) then PC ← PC + k+1         None         1/2           BRMI         k         Branch if Minus <td>SBRS</td> <td></td> <td>Skip if Bit in Register is Set</td> <td>, , , ,</td> <td></td> <td>1/2/3</td>	SBRS		Skip if Bit in Register is Set	, , , ,		1/2/3
BRBS         s, k         Branch if Status Flag Set         if (SREG(s) = 1) then PC←PC+k+1         None         1/2           BRBC         s, k         Branch if Status Flag Cleared         if (SREG(s) = 0) then PC←PC+k+1         None         1/2           BREQ         k         Branch if Equal         if (Z = 1) then PC ← PC + k + 1         None         1/2           BRNE         k         Branch if Not Equal         if (Z = 0) then PC ← PC + k + 1         None         1/2           BRCS         k         Branch if Carry Set         if (C = 0) then PC ← PC + k + 1         None         1/2           BRCC         k         Branch if Carry Cleared         if (C = 0) then PC ← PC + k + 1         None         1/2           BRSH         k         Branch if Same or Higher         if (C = 0) then PC ← PC + k + 1         None         1/2           BRLO         k         Branch if Lower         if (C = 0) then PC ← PC + k + 1         None         1/2           BRMI         k         Branch if Minus         if (N = 1) then PC ← PC + k + 1         None         1/2           BRPL         k         Branch if Greater or Equal, Signed         if (N = 0) then PC ← PC + k + 1         None         1/2           BRLT         k         Branch if Less Than Zero, Signed         if (N ⊕						
BRBS         s, k         Branch if Status Flag Set         if (SREG(s) = 1) then PC←PC+k+1         None         1/2           BRBC         s, k         Branch if Status Flag Cleared         if (SREG(s) = 0) then PC←PC+k+1         None         1/2           BREQ         k         Branch if Equal         if (Z = 1) then PC ← PC + k + 1         None         1/2           BRNE         k         Branch if Not Equal         if (Z = 0) then PC ← PC + k + 1         None         1/2           BRCS         k         Branch if Carry Set         if (C = 0) then PC ← PC + k + 1         None         1/2           BRCC         k         Branch if Carry Cleared         if (C = 0) then PC ← PC + k + 1         None         1/2           BRSH         k         Branch if Same or Higher         if (C = 0) then PC ← PC + k + 1         None         1/2           BRLO         k         Branch if Lower         if (C = 0) then PC ← PC + k + 1         None         1/2           BRMI         k         Branch if Minus         if (N = 1) then PC ← PC + k + 1         None         1/2           BRPL         k         Branch if Greater or Equal, Signed         if (N = 0) then PC ← PC + k + 1         None         1/2           BRLT         k         Branch if Less Than Zero, Signed         if (N ⊕			Skip if Bit in I/O Register is Set		None	1/2/3
BRBC         s, k         Branch if Status Flag Cleared         if (SREG(s) = 0) then PC←PC+k+1         None         1/2           BREQ         k         Branch if Equal         if (Z = 1) then PC ← PC + k + 1         None         1/2           BRNE         k         Branch if Not Equal         if (Z = 0) then PC ← PC + k + 1         None         1/2           BRCS         k         Branch if Carry Set         if (C = 1) then PC ← PC + k + 1         None         1/2           BRCC         k         Branch if Carry Cleared         if (C = 0) then PC ← PC + k + 1         None         1/2           BRSH         k         Branch if Same or Higher         if (C = 0) then PC ← PC + k + 1         None         1/2           BRLO         k         Branch if Lower         if (C = 0) then PC ← PC + k + 1         None         1/2           BRMI         k         Branch if Minus         if (N = 1) then PC ← PC + k + 1         None         1/2           BRPL         k         Branch if Plus         if (N = 0) then PC ← PC + k + 1         None         1/2           BRGE         k         Branch if Less Than Zero, Signed         if (N ⊕ V = 0) then PC ← PC + k + 1         None         1/2           BRHS         k         Branch if Half Carry Flag Set         if (H = 0) then PC ← P				if (SREG(s) = 1) then PC←PC+k + 1		
BRNE k Branch if Not Equal if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRCS k Branch if Carry Set if $(C = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRCC k Branch if Carry Cleared if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRSH k Branch if Same or Higher if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRLO k Branch if Lower if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRMI k Branch if Minus if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRPL k Branch if Plus if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRGE k Branch if Greater or Equal, Signed if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRHS k Branch if Half Carry Flag Set if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRTS k Branch if T Flag Set if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRTC k Branch if T Flag Set if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2	BRBC		Branch if Status Flag Cleared		None	1/2
BRCS k Branch if Carry Set if $(C=1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRCC k Branch if Carry Cleared if $(C=0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRSH k Branch if Same or Higher if $(C=0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRLO k Branch if Lower if $(C=0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRMI k Branch if Minus if $(C=1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRPL k Branch if Plus if $(N=1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRGE k Branch if Greater or Equal, Signed if $(N=0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRHS k Branch if Half Carry Flag Set if $(H=1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRTS k Branch if T Flag Set if $(T=1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRTC k Branch if T Flag Set if $(T=1)$ then $PC \leftarrow PC + k + 1$ None 1/2	BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRCCkBranch if Carry Clearedif $(C=0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTSkBranch if T Flag Setif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$	BRNE	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1/2
BRSH k Branch if Same or Higher if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRLO k Branch if Lower if $(C = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRMI k Branch if Minus if $(N = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRPL k Branch if Plus if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRGE k Branch if Greater or Equal, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRHS k Branch if Half Carry Flag Set if $(H = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRHC k Branch if Half Carry Flag Cleared if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRTS k Branch if T Flag Set if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRTC k Branch if T Flag Cleared if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2	BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRSH k Branch if Same or Higher if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRLO k Branch if Lower if $(C = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRMI k Branch if Minus if $(N = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRPL k Branch if Plus if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRGE k Branch if Greater or Equal, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRHS k Branch if Half Carry Flag Set if $(H = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRHC k Branch if Half Carry Flag Cleared if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRTS k Branch if T Flag Set if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2  BRTC k Branch if T Flag Cleared if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2	BRCC	k	Branch if Carry Cleared	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$		k	,	if (C = 0) then PC ← PC + k + 1		1/2
BRMIkBranch if Minusif $(N = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$	BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$	BRMI	k	Branch if Minus		None	1/2
BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$		k		, ,		1/2
BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$	BRGE	k	Branch if Greater or Equal, Signed	if (N $\oplus$ V= 0) then PC $\leftarrow$ PC + k + 1		1/2
BRHC     k     Branch if Half Carry Flag Cleared     if (H = 0) then $PC \leftarrow PC + k + 1$ None     1/2       BRTS     k     Branch if T Flag Set     if (T = 1) then $PC \leftarrow PC + k + 1$ None     1/2       BRTC     k     Branch if T Flag Cleared     if (T = 0) then $PC \leftarrow PC + k + 1$ None     1/2	BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V= 1)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRHC     k     Branch if Half Carry Flag Cleared     if (H = 0) then $PC \leftarrow PC + k + 1$ None     1/2       BRTS     k     Branch if T Flag Set     if (T = 1) then $PC \leftarrow PC + k + 1$ None     1/2       BRTC     k     Branch if T Flag Cleared     if (T = 0) then $PC \leftarrow PC + k + 1$ None     1/2		k	•	· ·		
BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None $1/2$ BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$		k				1/2
BRTC         k         Branch if T Flag Cleared         if (T = 0) then PC ← PC + k + 1         None         1/2	BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
		k		· ·		
				· ·		



Mnemonics	Operands	Description	Operation	Flags	#Clocks
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

EICALL and EIJMP do not exist in ATmega640/1280/1281. ELPM does not exist in ATmega640. Note:



#### ATmega1281 9.3

Speed [MHz] <sup>(2)</sup>	Power Supply	Ordering Code	Package <sup>(1)(3)</sup>	Operation Range
8	1.8 - 5.5V	ATmega1281V-8AU ATmega1281V-8AUR <sup>(4)</sup> ATmega1281V-8MU ATmega1281V-8MUR <sup>(4)</sup>	64A 64A 64M2 64M2	Industrial
16	2.7 - 5.5V	ATmega1281-16AU ATmega1281-16AUR <sup>(4)</sup> ATmega1281-16MU ATmega1281-16MUR <sup>(4)</sup>	64A 64A 64M2 64M2	(-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information and minimum quantities.
  - 2. See "Speed Grades" on page 357.
  - 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
  - 4. Tape & Reel.

	Package Type
64A	64-lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)
64M2	64-pad, 9mm × 9mm × 1.0mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)



## 9.4 ATmega2560

Speed [MHz] <sup>(2)</sup>	Power Supply	Ordering Code	Package <sup>(1)(3)</sup>	Operation Range
8	1.8V - 5.5V	ATmega2560V-8AU ATmega2560V-8AUR <sup>(4)</sup> ATmega2560V-8CU ATmega2560V-8CUR <sup>(4)</sup>	100A 100A 100C1 100C1	Industrial (-40°C to 85°C)
16	4.5V - 5.5V	ATmega2560-16AU ATmega2560-16AUR <sup>(4)</sup> ATmega2560-16CU ATmega2560-16CUR <sup>(4)</sup>	100A 100A 100C1 100C1	industrial (-40 0 to 65 0)

Notes: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information and minimum quantities.

- 2. See "Speed Grades" on page 357.
- 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 4. Tape & Reel.

	Package Type
100A	100-lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)
100C1	100-ball, Chip Ball Grid Array (CBGA)



## 9.5 ATmega2561

Speed [MHz] <sup>(2)</sup>	Power Supply	Ordering Code	Package <sup>(1)(3)</sup>	Operation Range
8	1.8V - 5.5V	ATmega2561V-8AU ATmega2561V-8AUR <sup>(4)</sup> ATmega2561V-8MU ATmega2561V-8MUR <sup>(4)</sup>	64A 64A 64M2 64M2	Industrial
16	4.5V - 5.5V	ATmega2561-16AU ATmega2561-16AUR <sup>(4)</sup> ATmega2561-16MU ATmega2561-16MUR <sup>(4)</sup>	64A 64A 64M2 64M2	(-40°C to 85°C)


Notes: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information and minimum quantities.


- 2. See "Speed Grades" on page 357.
- 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 4. Tape & Reel.

Package Type				
64 <b>A</b>	64-lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)			
64M2	64-pad, 9mm × 9mm × 1.0mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)			



## 10.3 64A





## **COMMON DIMENSIONS**

(Unit of measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.80 TYP			

2010-10-20

## Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AEB.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10mm maximum.

	TITLE	DRAWING NO.	REV.				
Atmel 2325 Orchard Parkway San Jose, CA 95131	<b>64A</b> , 64-lead, 14 x 14mm Body Size, 1.0mm Body Thickness, 0.8mm Lead Pitch. Thin Profile Plastic Quad Flat Package (TQFP)	64A	С				



## 11. Errata

## 11.1 ATmega640 rev. B

- Inaccurate ADC conversion in differential mode with 200x gain
- · High current consumption in sleep mode

## 1. Inaccurate ADC conversion in differential mode with 200x gain

With AVCC <3.6V, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.

#### **Problem Fix/Workaround**

None.

## 2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

#### Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

## 11.2 ATmega640 rev. A

- Inaccurate ADC conversion in differential mode with 200x gain
- High current consumption in sleep mode

### 1. Inaccurate ADC conversion in differential mode with 200x gain

With AVCC <3.6V, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.

#### Problem Fix/Workaround

None.

#### 2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

#### **Problem Fix/Workaround**

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

## 11.3 ATmega1280 rev. B

· High current consumption in sleep mode

#### 1. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

### **Problem Fix/Workaround**

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

## 11.4 ATmega1280 rev. A

- Inaccurate ADC conversion in differential mode with 200x gain
- High current consumption in sleep mode

#### 1. Inaccurate ADC conversion in differential mode with 200x gain

With AVCC <3.6V, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.



### 5. IN/OUT instructions may be executed twice when Stack is in external RAM

If either an IN or an OUT instruction is executed directly before an interrupt occurs and the stack pointer is located in external ram, the instruction will be executed twice. In some cases this will cause a problem, for example:

- If reading SREG it will appear that the I-flag is cleared.
- If writing to the PIN registers, the port will toggle twice.
- If reading registers with interrupt flags, the flags will appear to be cleared.

#### **Problem Fix/Workaround**

There are two application workarounds, where selecting one of them, will be omitting the issue:

- Replace IN and OUT with LD/LDS/LDD and ST/STS/STD instructions.
- Use internal RAM for stack pointer.

#### 6. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

#### **Problem Fix/Workaround**

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.

## 11.13 ATmega2561 rev. F

- ADC differential input amplification by 46dB (200x) not functional
- ADC differential input amplification by 46dB (200x) not functional Problem Fix/Workaround

None.

### 11.14 ATmega2561 rev. E

No known errata.

## 11.15 ATmega2561 rev. D

Not sampled.

#### 11.16 ATmega2561 rev. C

· High current consumption in sleep mode.

#### 1. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

#### Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

## 11.17 ATmega2561 rev. B

Not sampled.



- Use internal RAM for stack pointer.

## 6. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

#### Problem Fix/Workaround

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.















**Atmel Corporation** 

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2014 Atmel Corporation. / Rev.: Atmel-2549QS-AVR-ATmega640/V-1280/V-1281/V-2560/V-2561/V-Summary\_02/2014.

Atmel®, Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right DISCLAIMER: The information in this accument is provided in connection with Atmel products. No license, express or implied, by estopped or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.