E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	<u> </u>
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	<u> </u>
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-VDFN Exposed Pad
Supplier Device Package	8-DFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12f629-i-md

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

FIGURE 2-2: DATA MEMORY MAP OF THE PIC12F629/675

	THE F	PIC12F629/675	
,	File Address	A	File ddress
Indirect addr. ⁽¹⁾	00h	Indirect addr. ⁽¹⁾	80h
TMR0	01h	OPTION_REG	81h
PCL	02h	PCL	82h
STATUS	03h	STATUS	83h
FSR	04h	FSR	84h
GPIO	05h	TRISIO	85h
	06h		86h
	07h		87h
	08h		88h
	09h		89h
PCLATH	0Ah	PCLATH	8Ah
INTCON	0Bh	INTCON	8Bh
PIR1	0Ch	PIE1	8Ch
	0Dh		8Dh
TMR1L	0Eh	PCON	8Eh
TMR1H	0Fh		8Fh
T1CON	10h	OSCCAL	90h
	11h		91h
	12h		92h
	13h		93h
	14h		94h
	15h	WPU	95h
	16h	IOC	96h
	17h		97h
	18h		98h
CMCON	19h	VRCON	99h
	1Ah	EEDATA	9Ah
	1Bh	EEADR	9Bh
	1Ch	EECON1	9Ch
	1Dh	EECON2 ⁽¹⁾	9Dh
ADRESH ⁽²⁾	1Eh	ADRESL ⁽²⁾	9Eh
ADCON0 ⁽²⁾	1Fh	ANSEL ⁽²⁾	9Fh
	20h		A0h
General Purpose Registers 64 Bytes		accesses 20h-5Fh	
	5Fh		DFh
	60h		E0h
	754		FFL
Bank 0	7Fh	Bank 1	FFh
Danko		Bank i	
Unimplementer 1: Not a physical 2: PIC12F675 on	register.	mory locations, rea	d as '0'.

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- the arithmetic status of the ALU
- · the Reset status
- the bank select bits for data memory (SRAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see the "Instruction Set Summary".

- Note 1: Bits IRP and RP1 (STATUS<7:6>) are not used by the PIC12F629/675 and should be maintained as clear. Use of these bits is not recommended, since this may affect upward compatibility with future products.
 - 2: The <u>C</u> and <u>DC</u> bits operate as a Borrow and <u>Digit</u> Borrow out bit, respectively, in subtraction. See the <u>SUBLW</u> and <u>SUBWF</u> instructions for examples.

REGISTER 2-1: STATUS: STATUS REGISTER (ADDRESS: 03h OR 83h)

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IRP: This bit is reserved and should be maintained as '0'
bit 6	RP1: This bit is reserved and should be maintained as '0'
bit 5	RP0: Register Bank Select bit (used for direct addressing) 0 = Bank 0 (00h - 7Fh) 1 = Bank 1 (80h - FFh)
bit 4	TO: Time-out bit
	 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT Time-out occurred
bit 3	PD: Power-down bit
	 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero
bit 1	DC : <u>Digit carry/borrow</u> bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) For borrow, the polarity is reversed.
	 1 = A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the 4th low order bit of the result
bit 0	C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note:	For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

2.2.2.2 OPTION Register

The OPTION register is a readable and writable register, which contains various control bits to configure:

- TMR0/WDT prescaler
- External GP2/INT interrupt
- TMR0
- · Weak pull-ups on GPIO

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT by setting PSA bit to '1' (OPTION<3>). See Section 4.4 "Prescaler".

REGISTER 2-2: OPTION_REG: OPTION REGISTER (ADDRESS: 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GPPU: GPIO Pull-up Enable bit 1 = GPIO pull-ups are disabled 0 = GPIO pull-ups are enabled by individual PORT latch values
bit 6	INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of GP2/INT pin 0 = Interrupt on falling edge of GP2/INT pin
bit 5	TOCS: TMR0 Clock Source Select bit 1 = Transition on GP2/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)
bit 4	T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on GP2/T0CKI pin 0 = Increment on low-to-high transition on GP2/T0CKI pin
bit 3	 PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the TIMER0 module
bit 2-0	PS2:PS0: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate

000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1 : 128	1:64
111	1 : 256	1 : 128

PIC12F629/675


NOTES:

6.3 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 6-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 6-3: ANALOG INPUT MODE




6.4 Comparator Output

The comparator output, COUT, is read through the CMCON register. This bit is read-only. The comparator output may also be directly output to the GP2 pin in three of the eight possible modes, as shown in Figure 6-2. When in one of these modes, the output on GP2 is asynchronous to the internal clock. Figure 6-4 shows the comparator output block diagram.

The TRISIO<2> bit functions as an output enable/ disable for the GP2 pin while the comparator is in an Output mode.

- Note 1: When reading the GPIO register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the TTL input specification.
 - 2: Analog levels on any pin that is defined as a digital input, may cause the input buffer to consume more current than is specified.

FIGURE 6-4: MODIFIED COMPARATOR OUTPUT BLOCK DIAGRAM




7.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE (PIC12F675 ONLY)

The Analog-to-Digital converter (A/D) allows conversion of an analog input signal to a 10-bit binary representation of that signal. The PIC12F675 has four analog inputs, multiplexed into one sample and hold

FIGURE 7-1: A/D BLOCK DIAGRAM

circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a binary result via successive approximation and stores the result in a 10-bit register. The voltage reference used in the conversion is software selectable to either VDD or a voltage applied by the VREF pin. Figure 7-1 shows the block diagram of the A/D on the PIC12F675.



7.1 A/D Configuration and Operation

There are two registers available to control the functionality of the A/D module:

- 1. ADCON0 (Register 7-1)
- 2. ANSEL (Register 7-2)

7.1.1 ANALOG PORT PINS

The ANS3:ANS0 bits (ANSEL<3:0>) and the TRISIO bits control the operation of the A/D port pins. Set the corresponding TRISIO bits to set the pin output driver to its high-impedance state. Likewise, set the corresponding ANS bit to disable the digital input buffer.

Note:	Analog voltages on any pin that is defined			
	as a digital input may cause the input			
	buffer to conduct excess current.			

7.1.2 CHANNEL SELECTION

There are four analog channels on the PIC12F675, AN0 through AN3. The CHS1:CHS0 bits (ADCON0<3:2>) control which channel is connected to the sample and hold circuit.

7.1.3 VOLTAGE REFERENCE

There are two options for the voltage reference to the A/D converter: either VDD is used, or an analog voltage applied to VREF is used. The VCFG bit (ADCON0<6>)

controls the voltage reference selection. If VCFG is set, then the voltage on the VREF pin is the reference; otherwise, VDD is the reference.

7.1.4 CONVERSION CLOCK

The A/D conversion cycle requires 11 TAD. The source of the conversion clock is software selectable via the ADCS bits (ANSEL<6:4>). There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal RC oscillator)

For correct conversion, the A/D conversion clock (1/TAD) must be selected to ensure a minimum TAD of 1.6 μ s. Table 7-1 shows a few TAD calculations for selected frequencies.

TABLE 7-1: TAD vs. DEVICE OPERATING FREQUENCIES

A/D Clock Source (TAD)		Device Frequency				
Operation	ADCS2:ADCS0	20 MHz	20 MHz 5 MHz 4 MHz 1.25			
2 Tosc	000	100 ns ⁽²⁾	400 ns ⁽²⁾	500 ns ⁽²⁾	1.6 μs	
4 Tosc	100	200 ns ⁽²⁾	800 ns ⁽²⁾	1.0 μs ⁽²⁾	3.2 μs	
8 Tosc	001	400 ns ⁽²⁾	1.6 μs	2.0 μs	6.4 μs	
16 Tosc	101	800 ns ⁽²⁾	3.2 μs	4.0 μs	12.8 μs ⁽³⁾	
32 Tosc	010	1.6 μs	6.4 μs	8.0 μs ⁽³⁾	25.6 μs ⁽³⁾	
64 Tosc	110	3.2 μs	12.8 μs ⁽³⁾	16.0 μs ⁽³⁾	51.2 μs ⁽³⁾	
A/D RC	x11	2 - 6 μs ^(1,4)				

Legend: Shaded cells are outside of recommended range.

Note 1: The A/D RC source has a typical TAD time of 4 μ s for VDD > 3.0V.

- 2: These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: When the device frequency is greater than 1 MHz, the A/D RC clock source is only recommended if the conversion will be performed during Sleep.


7.1.5 STARTING A CONVERSION

The A/D conversion is initiated by setting the GO/DONE bit (ADCON0<1>). When the conversion is complete, the A/D module:

- Clears the GO/DONE bit
- Sets the ADIF flag (PIR1<6>)
- Generates an interrupt (if enabled)

If the conversion must be aborted, the GO/DONE bit can be cleared in software. The ADRESH:ADRESL registers will not be updated with the partially complete A/D conversion sample. Instead, the ADRESH:ADRESL registers will retain the value of the

FIGURE 7-2: 10-BIT A/D RESULT FORMAT



previous conversion. After an aborted conversion, a 2 TAD delay is required before another acquisition can be initiated. Following the delay, an input acquisition is automatically started on the selected channel.

Note: The GO/DONE bit should not be set in the same instruction that turns on the A/D.

7.1.6 CONVERSION OUTPUT

The A/D conversion can be supplied in two formats: left or right shifted. The ADFM bit (ADCON0<7>) controls the output format. Figure 7-2 shows the output formats.

PIC12F629/675

FIGURE 9-10: INTERRUPT LOGIC




TABLE 10-2: PIC12F629/675 INSTRUCTION SET

f, d f, d f, d f, d f, d f, d f, d	Description BYTE-ORIENTED FILE REGINATION Add W and f AND W with f Clear f Clear W	Cycles STER OPE	MSb RATIO	NS		LSb	Affected	Notes
f, d f - f, d	Add W and f AND W with f Clear f	1	1	NS				
f, d f - f, d	AND W with f Clear f		0.0					
f - f, d	Clear f	1	00	0111	dfff	ffff	C,DC,Z	1,2
- f, d			00	0101	dfff	ffff	Z	1,2
f, d	Clear W	1	00	0001	lfff	ffff	Z	2
,		1	00	0001	0xxx	xxxx	Z	
fd	Complement f	1	00	1001	dfff	ffff	Z	1,2
	Decrement f	1	00	0011	dfff	ffff	Z	1,2
f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
f	Move W to f	1	00	0000	lfff	ffff		
-	No Operation	1	0.0	0000		0000		
f. d		1	0.0				С	1,2
,	o y	1	0.0					1,2
,	o o j						-	1,2
,		-					0,20,2	1,2
							7	1,2
, -	BIT-ORIENTED FILE REGIS		RATION		-			,
fh	Bit Clear f	1	01	00bb	bfff	ffff		1,2
								1,2
,								3
	· · · ·							3
1, 0		. ,		1100	DIII	LTTT		<u> </u>
k		-		111.	৮৮৮৮	<u> </u>		
							2	
<u>к</u>			-					
- k	5						10,1 D	
			-				7	
							۷	
r.								
- k	•							
_	-							
		-						
							_	
	f, d f, d f, d f, d f, d f, d f, d f, d	f, d Increment f, Skip if 0 f, d Inclusive OR W with f f, d Move f f Move W to f - No Operation f, d Rotate Left f through Carry f, d Rotate Right f through Carry f, d Rotate Right f through Carry f, d Subtract W from f f, d Swap nibbles in f f, d Exclusive OR W with f BIT-ORIENTED FILE REGIS f, b Bit Clear f f, b Bit Clear f f, b Bit Test f, Skip if Clear f, b Bit Test f, Skip if Set LITERAL AND CONTRO k Add literal and W k Add literal with W k Call subroutine - Clear Watchdog Timer k Go to address k Inclusive OR literal with W k Move literal to W - Return from interrupt k Return with literal in W - Return from Subroutine - Go into Standby mode	f, dIncrement f, Skip if 01(2)f, dInclusive OR W with f1f, dMove f1fMove W to f1-No Operation1f, dRotate Left f through Carry1f, dRotate Left f through Carry1f, dSubtract W from f1f, dSwap nibbles in f1f, dExclusive OR W with f1BIT-ORIENTED FILE REGISTER OPERf, bBit Clear f1f, bBit Test f, Skip if Clear1 (2)LITERAL AND CONTROL OPERATkAdd literal and W1kCall subroutine2-Clear Watchdog Timer1kGo to address2kInclusive OR literal with W1kMove literal to W1-Return from interrupt2kReturn from interrupt2kReturn from Subroutine2-Go into Standby mode1kSubtract W from literal1kSubtract W from literal1kExclusive OR literal with W1kSubtract W from literal1kSubtract W from literal1kSubtract W from literal1kSubtract W from literal1kExclusive OR literal with W1kExclusive OR literal with W1kExclusive OR literal with W1 <td>f, d Increment f, Skip if 0 1(2) 00 f, d Inclusive OR W with f 1 00 f, d Move f 1 00 f, d Move W to f 1 00 - No Operation 1 00 f, d Rotate Left fthrough Carry 1 00 f, d Rotate Right fthrough Carry 1 00 f, d Subtract W from f 1 00 f, d Swap nibbles in f 1 00 f, d Swap nibbles in f 1 01 f, b Bit Clear f 1 01 f, b Bit Clear f 1 01 f, b Bit Test f, Skip if Clear 1 (2) 01 f, b Bit Test f, Skip if Set 1 (2) 01 f, b Bit Test f, Skip if Set 1 (2) 01 k Add literal and W 1 11 11 k Call subroutine 2 10 1 11 k Go to address 2 10 1 11</td> <td>f, d Increment f, Skip if 0 1(2) 00 1111 f, d Inclusive OR W with f 1 00 0100 f, d Move f 1 00 1000 f Move W to f 1 00 0000 - No Operation 1 00 1001 f, d Rotate Left fthrough Carry 1 00 1100 f, d Rotate Right fthrough Carry 1 00 1100 f, d Subtract W from f 1 00 1110 f, d Swap nibbles in f 1 00 1110 f, d Exclusive OR W with f 1 01 010b f, b Bit Clear f 1 01 01bb f, b Bit Test f, Skip if Clear 1 (2) 01 11bb f, b Bit Test f, Skip if Set 1 (2) 01 11bb f, b Bit Test f, Skip if Set 1 (2) 01 11bb k Add literal and W 1 11 111 111 k Add literal and W 1</td> <td>f, d Increment f, Skip if 0 1(2) 00 1111 dfff f, d Inclusive OR W with f 1 00 0100 dfff f, d Move f 1 00 0000 dfff f Move W to f 1 00 0000 dfff - No Operation 1 00 0100 dfff f, d Rotate Left f through Carry 1 00 1100 dffff f, d Rotate Right f through Carry 1 00 1100 dffff f, d Subtract W from f 1 00 0100 dffff f, d Subtract W from f 1 00 0110 dffff f, d Exclusive OR W with f 1 00 0110 dfff f, b Bit Clear f 1 01 000 bb bfff 01 01 01b bb bfff f, b Bit Test f, Skip if Clear 1 1 11 1111 111x kkkk f, b Bit Test f, Skip if Set 1 1 111 1001 kkkkkkk</td> <td>f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff f, d Inclusive OR W with f 1 00 0100 dfff ffff f, d Move f 1 00 1000 dfff ffff f Move W to f 1 00 0000 1000 dfff fffff - No Operation 1 00 1000 0000 0xx0 0000 f, d Rotate Left fthrough Carry 1 00 1100 dfff fffff f, d Subtract W from f 1 00 1100 dfff fffff f, d Subtract W from f 1 00 1100 dfff fffff f, d Exclusive OR W with f 1 01 00bb bfff fffff f, b Bit Clear f 1 01 00bb bfff fffff f, b Bit Test f, Skip if Clear 1 (2) 01 10bb bfff fffff f, b Bit Test f, Skip if Set 1 (2) 01 11bb bfff</td> <td>f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff f, d Inclusive OR W with f 1 00 0100 dfff ffff Z f Move f 1 00 0000 0fff ffff Z f Move f 1 00 0000 0xx0 0000 f. d Rotate Left fthrough Carry 1 00 1100 dfff fff C f, d Rotate Left fthrough Carry 1 00 1100 dfff fff C C,DC,Z f, d Subtract W from f 1 00 1100 dfff fff Z f, d Swap nibbles in f 1 00 1100 dfff ffff Z f, b Bit Clear f 1 01 00bb bfff ffff Z f, b Bit Test f, Skip if Clear 1 1 01 01bb bfff ffff f, d Add literal and W 1 1 11 111 111x kkkk kkkk Z</td>	f, d Increment f, Skip if 0 1(2) 00 f, d Inclusive OR W with f 1 00 f, d Move f 1 00 f, d Move W to f 1 00 - No Operation 1 00 f, d Rotate Left fthrough Carry 1 00 f, d Rotate Right fthrough Carry 1 00 f, d Subtract W from f 1 00 f, d Swap nibbles in f 1 00 f, d Swap nibbles in f 1 01 f, b Bit Clear f 1 01 f, b Bit Clear f 1 01 f, b Bit Test f, Skip if Clear 1 (2) 01 f, b Bit Test f, Skip if Set 1 (2) 01 f, b Bit Test f, Skip if Set 1 (2) 01 k Add literal and W 1 11 11 k Call subroutine 2 10 1 11 k Go to address 2 10 1 11	f, d Increment f, Skip if 0 1(2) 00 1111 f, d Inclusive OR W with f 1 00 0100 f, d Move f 1 00 1000 f Move W to f 1 00 0000 - No Operation 1 00 1001 f, d Rotate Left fthrough Carry 1 00 1100 f, d Rotate Right fthrough Carry 1 00 1100 f, d Subtract W from f 1 00 1110 f, d Swap nibbles in f 1 00 1110 f, d Exclusive OR W with f 1 01 010b f, b Bit Clear f 1 01 01bb f, b Bit Test f, Skip if Clear 1 (2) 01 11bb f, b Bit Test f, Skip if Set 1 (2) 01 11bb f, b Bit Test f, Skip if Set 1 (2) 01 11bb k Add literal and W 1 11 111 111 k Add literal and W 1	f, d Increment f, Skip if 0 1(2) 00 1111 dfff f, d Inclusive OR W with f 1 00 0100 dfff f, d Move f 1 00 0000 dfff f Move W to f 1 00 0000 dfff - No Operation 1 00 0100 dfff f, d Rotate Left f through Carry 1 00 1100 dffff f, d Rotate Right f through Carry 1 00 1100 dffff f, d Subtract W from f 1 00 0100 dffff f, d Subtract W from f 1 00 0110 dffff f, d Exclusive OR W with f 1 00 0110 dfff f, b Bit Clear f 1 01 000 bb bfff 01 01 01b bb bfff f, b Bit Test f, Skip if Clear 1 1 11 1111 111x kkkk f, b Bit Test f, Skip if Set 1 1 111 1001 kkkkkkk	f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff f, d Inclusive OR W with f 1 00 0100 dfff ffff f, d Move f 1 00 1000 dfff ffff f Move W to f 1 00 0000 1000 dfff fffff - No Operation 1 00 1000 0000 0xx0 0000 f, d Rotate Left fthrough Carry 1 00 1100 dfff fffff f, d Subtract W from f 1 00 1100 dfff fffff f, d Subtract W from f 1 00 1100 dfff fffff f, d Exclusive OR W with f 1 01 00bb bfff fffff f, b Bit Clear f 1 01 00bb bfff fffff f, b Bit Test f, Skip if Clear 1 (2) 01 10bb bfff fffff f, b Bit Test f, Skip if Set 1 (2) 01 11bb bfff	f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff f, d Inclusive OR W with f 1 00 0100 dfff ffff Z f Move f 1 00 0000 0fff ffff Z f Move f 1 00 0000 0xx0 0000 f. d Rotate Left fthrough Carry 1 00 1100 dfff fff C f, d Rotate Left fthrough Carry 1 00 1100 dfff fff C C,DC,Z f, d Subtract W from f 1 00 1100 dfff fff Z f, d Swap nibbles in f 1 00 1100 dfff ffff Z f, b Bit Clear f 1 01 00bb bfff ffff Z f, b Bit Test f, Skip if Clear 1 1 01 01bb bfff ffff f, d Add literal and W 1 1 11 111 111x kkkk kkkk Z

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023).

11.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

11.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

11.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

11.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

11.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

12.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings†


40 to +125°C
65°C to +150°C
-0.3 to +6.5V
0.3 to +13.5V
0.3V to (VDD + 0.3V)
800 mW
± 20 mA
± 20 mA
25 mA
125 mA
125 mA

Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH) x IOH} + \sum (VOI x IOL).

† NOTICE: Stresses above those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the \overline{MCLR} pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the \overline{MCLR} pin, rather than pulling this pin directly to Vss.

FIGURE 12-3: PIC12F675 WITH A/D ENABLED VOLTAGE-FREQUENCY GRAPH, 0°C \leq Ta \leq +125°C



12.7 DC Characteristics: PIC12F629/675-I (Industrial), PIC12F629/675-E (Extended) (Cont.)

DC CHAR	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2 pin	_	—	15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101	Сю	All I/O pins		—	50*	pF	
		Data EEPROM Memory					
D120	ED	Byte Endurance	100K	1M	—	E/W	$-40^\circ C \le TA \le +85^\circ C$
D120A	ED	Byte Endurance	10K	100K	—	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$
D121	Vdrw	VDD for Read/Write	Vmin	—	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write cycle time		5	6	ms	
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	—	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$
		Program Flash Memory					
D130	Eр	Cell Endurance	10K	100K	—	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$
D130A	ED	Cell Endurance	1K	10K	—	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VміN = Minimum operating voltage
D132	VPEW	VDD for Erase/Write	4.5	—	5.5	V	
D133	TPEW	Erase/Write cycle time	—	2	2.5	ms	
D134	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: See Section 8.5.1 "Using the Data EEPROM" for additional information.


12.8 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

z. rpps									
т									
F	Frequency	Т	Time						
Lowerc	Lowercase letters (pp) and their meanings:								
рр									
сс	CCP1	osc	OSC1						
ck	CLKOUT	rd	RD						
CS	CS	rw	RD or WR						
di	SDI	sc	SCK						
do	SDO	SS	SS						
dt	Data in	tO	TOCKI						
io	I/O port	t1	T1CKI						
mc	MCLR	wr	WR						
Upperc	ase letters and their meanings:								
S									
F	Fall	Р	Period						
н	High	R	Rise						
I	Invalid (High-Impedance)	V	Valid						
L	Low	Z	High-Impedance						

FIGURE 12-4: LOAD CONDITIONS



Param No.	Sym	Characteristic	Freq. Tolerance	Min	Тур†	Max	Units	Conditions
F10	Fosc	Internal Calibrated	±1	3.96	4.00	4.04	MHz	VDD = 3.5V, 25°C
		INTOSC Frequency	±2	3.92	4.00	4.08	MHz	$\begin{array}{l} 2.5V \leq V \text{DD} \leq 5.5V \\ 0^\circ C \leq T \text{A} \leq +85^\circ C \end{array}$
			±5	3.80	4.00	4.20	MHz	$\begin{array}{l} 2.0V \leq VDD \leq 5.5V \\ -40^\circ C \leq TA \leq +85^\circ C \ (IND) \\ -40^\circ C \leq TA \leq +125^\circ C \ (EXT) \end{array}$
F14	TIOSCST	Oscillator Wake-up from	_	—	6	8	μS	VDD = 2.0V, -40°C to +85°C
		Sleep start-up time*	—	—	4	6	μS	VDD = 3.0V, -40°C to +85°C
			—	—	3	5	μS	VDD = 5.0V, -40°C to +85°C
*	* These parameters are characterized but not tested.							

TABLE 12-2: PRECISION INTERNAL OSCILLATOR PARAMETERS

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





FIGURE 13-14: TYPICAL IPD WITH WDT ENABLED vs. VDD OVER TEMP (-40°C TO +125°C)



PIC12F629/675

NOTES:

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

This is a new data sheet.

Revision B

Added characterization graphs.

Updated specifications.

Added notes to indicate Microchip programmers maintain all Calibration bits to factory settings and the PIC12F675 ANSEL register must be initialized to configure pins as digital I/O.

Updated MLF-S package name to DFN-S.

Revision C

Revision D (01/2007)

Updated Package Drawings; Replace PICmicro with PIC; Revised Product ID example (b).

Revision E (03/2007)

Replaced Package Drawings (Rev. AM); Replaced Development Support Section.

Revision F (09/2009)

Updated Registers to new format; Added information to the "Package Marking Information" (8-Lead DFN) and "Package Details" sections (8-Lead Dual Flat, No Lead Package (MD) 4X4X0.9 mm Body (DFN)); Added Land Patterns for SOIC (SN) and DFN-S (MF) packages; Updated Register 3-2; Added MD Package to the Product identification System chapter; Other minor corrections.

Revision G (03/2010)

Updated the Instruction Set Summary section, adding pages 76 and 77.

APPENDIX B: DEVICE DIFFERENCES

The differences between the PIC12F629/675 devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Feature	PIC12F629	PIC12F675		
A/D	No	Yes		



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/05/10