



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12f629t-e-sn


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.0 DEVICE OVERVIEW

This document contains device specific information for the PIC12F629/675. Additional information may be found in the PIC<sup>®</sup> Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this Data Sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC12F629 and PIC12F675 devices are covered by this Data Sheet. They are identical, except the PIC12F675 has a 10-bit A/D converter. They come in 8-pin PDIP, SOIC, MLF-S and DFN packages. Figure 1-1 shows a block diagram of the PIC12F629/ 675 devices. Table 1-1 shows the pinout description.



## 5.0 TIMER1 MODULE WITH GATE CONTROL


The PIC12F629/675 devices have a 16-bit timer. Figure 5-1 shows the basic block diagram of the Timer1 module. Timer1 has the following features:

- 16-bit timer/counter (TMR1H:TMR1L)
- · Readable and writable
- Internal or external clock selection
- Synchronous or asynchronous operation
- Interrupt on overflow from FFFFh to 0000h
- Wake-up upon overflow (Asynchronous mode)
- Optional external enable input (T1G)
- · Optional LP oscillator

### FIGURE 5-1: TIMER1 BLOCK DIAGRAM

The Timer1 Control register (T1CON), shown in Register 5.1, is used to enable/disable Timer1 and select the various features of the Timer1 module.

Note: Additional information on timer modules is available in the PIC<sup>®</sup> Mid-Range Reference Manual, (DS33023).



## 7.2 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 7-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 7-3. The maximum recommended impedance for analog sources is 10 k\Omega. As the impedance

## EQUATION 7-1: ACQUISITION TIME

is decreased, the acquisition time may be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.


To calculate the minimum acquisition time, Equation 7-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the  $PIC^{\textcircled{0}}$  Mid-Range Reference Manual (DS33023).

TACQ	= Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
Тс	= TAMP + TC + TCOFF = $2\mu s$ + TC + [(Temperature -25°C)(0.05 $\mu s$ /°C)] = CHOLD (RIC + RSS + RS) In(1/2047) = -120pF (1k $\Omega$ + 7k $\Omega$ + 10k $\Omega$ ) In(0.0004885)
TACQ	= $16.47\mu s$ = $2\mu s + 16.47\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ = $19.72\mu s$

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.



#### 9.3 Reset

The PIC12F629/675 differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- WDT Reset during Sleep C)
- MCLR Reset during normal operation d)
- e) MCLR Reset during Sleep
- Brown-out Detect (BOD) f)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:

- · Power-on Reset
- MCLR Reset
- · WDT Reset
- · WDT Reset during Sleep
- · Brown-out Detect (BOD) Reset

They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different Reset situations as indicated in Table 9-4. These bits are used in software to determine the nature of the Reset. See Table 9-7 for a full description of Reset states of all registers.

A simplified block diagram of the on-chip Reset Circuit is shown in Figure 9-4.


The MCLR Reset path has a noise filter to detect and ignore small pulses. See Table 12-4 in Electrical Specifications Section for pulse-width specification.

FIGURE 9-4: External Reset MCLR/ VPP pin SLEEF WDT WDT Module Time-out Reset VDD Rise Detect Power-on Reset סס Brown-out Detect S Q BODEN OST/PWRT OST Chip\_Reset 10-bit Ripple Counter Q R OSC1/ CLKIN pin PWRT On-chip<sup>(1</sup> 10-bit Ripple Counter RC OSC Enable PWRT See Table 9-3 for time-out situations. Enable OST Note 1: This is a separate oscillator from the INTOSC/EC oscillator.

#### SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

# PIC12F629/675

## FIGURE 9-10: INTERRUPT LOGIC



## 9.7 Power-Down Mode (Sleep)

The Power-down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- · WDT will be cleared but keeps running
- PD bit in the STATUS register is cleared
- TO bit is set
- Oscillator driver is turned off
- I/O ports maintain the status they had before Sleep was executed (driving high, low, or high-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on GPIO should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note: It should be noted that a Reset generated by a WDT Time-out does not drive MCLR pin low.

### 9.7.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:


- 1. External Reset input on MCLR pin
- 2. Watchdog Timer Wake-up (if WDT was enabled)
- Interrupt from GP2/INT pin, GPIO change, or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. TO bit is cleared if WDT Wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the SLEEP instruction of the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from Sleep. The SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.



## FIGURE 9-13: WAKE-UP FROM SLEEP THROUGH INTERRUPT

## 9.8 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

**Note:** The entire data EEPROM and Flash program memory will be erased when the code protection is turned off. The INTOSC calibration data is also erased. See PIC12F629/675 Programming Specification for more information.

## 9.9 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify. Only the Least Significant 7 bits of the ID locations are used.

## 9.10 In-Circuit Serial Programming

The PIC12F629/675 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for:

- power
- ground
- programming voltage

This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.


The device is placed into a Program/Verify mode by holding the GP0 and GP1 pins low, while raising the  $\overline{\text{MCLR}}$  (VPP) pin from VIL to VIHH (see Programming Specification). GP0 becomes the programming data and GP1 becomes the programming clock. Both GP0 and GP1 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Programming/ Verify mode, the PC is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the Programming Specifications.

A typical In-Circuit Serial Programming connection is shown in Figure 9-14.

#### FIGURE 9-14:

#### TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



## 9.11 In-Circuit Debugger

Since in-circuit debugging requires the loss of clock, data and MCLR pins, MPLAB<sup>®</sup> ICD 2 development with an 8-pin device is not practical. A special 14-pin PIC12F675-ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user.

This special ICD device is mounted on the top of the header and its signals are routed to the MPLAB ICD 2 connector. On the bottom of the header is an 8-pin socket that plugs into the user's target via the 8-pin stand-off connector.

When the ICD pin on the PIC12F675-ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 9-10 shows which features are consumed by the background debugger:

## TABLE 9-10: DEBUGGER RESOURCES

I/O pins	ICDCLK, ICDDATA		
Stack	1 level		
Program Memory	Address 0h must be NOP 300h-3FEh		

For more information, see 8-Pin MPLAB ICD 2 Header Information Sheet (DS51292) available on Microchip's web site (www.microchip.com).

## 10.0 INSTRUCTION SET SUMMARY

The PIC12F629/675 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal and control operations

Each PIC12F629/675 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type, and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 10-1, while the various opcode fields are summarized in Table 10-1.

Table 10-2 lists the instructions recognized by the MPASM<sup>TM</sup> assembler. A complete description of each instruction is also available in the PIC<sup>®</sup> Mid-Range Reference Manual (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1  $\mu$ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future products, do not use the OPTION
	and TRISIO instructions.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.


## 10.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a CLRF GPIO instruction will read GPIO, clear all the data bits, then write the result back to GPIO. This example would have the unintended result that the condition that sets the GPIF flag would be cleared.

## TABLE 10-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= $0$ or 1). The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
ТО	Time-out bit
PD	Power-down bit

#### FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS



XORLW	Exclusive OR Literal with W						
Syntax:	[ <i>label</i> ] XORLW k						
Operands:	$0 \le k \le 255$						
Operation:	(W) .XOR. $k \rightarrow (W)$						
Status Affected:	Z						
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.						

XORWF	Exclusive OR W with f							
Syntax:	[ <i>label</i> ] XORWF f,d							
Operands:	$0 \le f \le 127$ d $\in [0,1]$							
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)							
Status Affected:	Z							
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.							

# PIC12F629/675

NOTES:

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param Device Characteristics		Min	Typ†	Max	Units	Conditions	
No.	Bevice onalucteristics		וקני	max	onito	VDD	Note
D010	Supply Current (IDD)	—	9	16	μA	2.0	Fosc = 32 kHz
		—	18	28	μA	3.0	LP Oscillator Mode
		—	35	54	μA	5.0	
D011		—	110	150	μA	2.0	Fosc = 1 MHz
		—	190	280	μA	3.0	XT Oscillator Mode
			330	450	μA	5.0	
D012		—	220	280	μA	2.0	Fosc = 4 MHz
			370	650	μA	3.0	XT Oscillator Mode
			0.6	1.4	mA	5.0	
D013		—	70	110	μA	2.0	Fosc = 1 MHz
			140	250	μA	3.0	EC Oscillator Mode
		—	260	390	μA	5.0	
D014			180	250	μA	2.0	Fosc = 4 MHz
			320	470	μA	3.0	EC Oscillator Mode
			580	850	μA	5.0	
D015			340	450	μA	2.0	Fosc = 4 MHz
			500	700	μA	3.0 INTOSC Mod	INTOSC Mode
			0.8	1.1	mA	5.0	
D016		—	180	250	μA	2.0	Fosc = 4 MHz
		_	320	450	μA	3.0	EXTRC Mode
		_	580	800	μA	5.0	
D017		_	2.1	2.95	mA	4.5	Fosc = 20 MHz
		_	2.4	3.0	mA	5.0	HS Oscillator Mode

## 12.2 DC Characteristics: PIC12F629/675-I (Industrial)

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

12.3	DC Characteristics: PIC12F629/675-I (Industrial)
------	--

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param	Device Characteristics	Min	Typ†	Max	Units		Conditions	
No.			וקעי			VDD	Note	
D020	Power-down Base Current	_	0.99	700	nA	2.0	WDT, BOD, Comparators, VREF,	
	(IPD)	—	1.2	770	nA	3.0	and T1OSC disabled	
			2.9	995	nA	5.0	7	
D021		—	0.3	1.5	μA	2.0	WDT Current <sup>(1)</sup>	
		_	1.8	3.5	μA	3.0		
		—	8.4	17	μA	5.0		
D022		_	58	70	μA	3.0	BOD Current <sup>(1)</sup>	
		—	109	130	μA	5.0		
D023		_	3.3	6.5	μA	2.0	Comparator Current <sup>(1)</sup>	
		—	6.1	8.5	μA	3.0		
		—	11.5	16	μA	5.0		
D024		_	58	70	μA	2.0	CVREF Current <sup>(1)</sup>	
		—	85	100	μA	3.0		
		—	138	160	μA	5.0		
D025		_	4.0	6.5	μA	2.0	T1 Osc Current <sup>(1)</sup>	
		_	4.6	7.0	μA	3.0		
		_	6.0	10.5	μA	5.0		
D026		_	1.2	775	nA	3.0	A/D Current <sup>(1)</sup>	
		_	0.0022	1.0	μA	5.0		

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

## 12.5 DC Characteristics: PIC12F629/675-E (Extended)

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param	Device Characteristics	Min	Тур†	Max	Units		Conditions
No.						VDD	Note
D020E	Power-down Base Current	_	0.00099	3.5	μA	2.0	WDT, BOD, Comparators, VREF,
	(IPD)		0.0012	4.0	μA	3.0	and T1OSC disabled
		_	0.0029	8.0	μA	5.0	
D021E		_	0.3	6.0	μA	2.0	WDT Current <sup>(1)</sup>
		_	1.8	9.0	μA	3.0	
		_	8.4	20	μA	5.0	
D022E		_	58	70	μA	3.0	BOD Current <sup>(1)</sup>
		_	109	130	μA	5.0	
D023E			3.3	10	μA	2.0	Comparator Current <sup>(1)</sup>
			6.1	13	μA	3.0	
			11.5	24	μA	5.0	
D024E			58	70	μA	2.0	CVREF Current <sup>(1)</sup>
		_	85	100	μA	3.0	
			138	165	μA	5.0	
D025E		_	4.0	10	μA	2.0	T1 Osc Current <sup>(1)</sup>
		_	4.6	12	μA	3.0	
		_	6.0	20	μA	5.0	
D026E		_	0.0012	6.0	μA	3.0	A/D Current <sup>(1)</sup>
		_	0.0022	8.5	μA	5.0	

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
A01	NR	Resolution	_		10 bits	bit	
A02	Eabs	Total Absolute Error*	_	—	±1	LSb	VREF = 5.0V
A03	EIL	Integral Error		_	±1	LSb	VREF = 5.0V
A04	Edl	Differential Error	—	—	±1	LSb	No missing codes to 10 bits VREF = 5.0V
A05	Efs	Full Scale Range	2.2*	—	5.5*	V	
A06	EOFF	Offset Error	_	—	±1	LSb	VREF = 5.0V
A07	Egn	Gain Error	_	—	±1	LSb	VREF = 5.0V
A10	—	Monotonicity	_	guaranteed <sup>(3)</sup>	—	—	$VSS \leq VAIN \leq VREF+$
A20 A20A	VREF	Reference Voltage	2.0 2.5	_	 Vdd + 0.3	V	Absolute minimum to ensure 10-bit accuracy
A21	Vref	Reference V High (VDD or VREF)	Vss	—	Vdd	V	
A25	VAIN	Analog Input Voltage	Vss	—	VREF	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	10	kΩ	
A50	IREF	VREF Input Current <sup>(2)</sup>	10	-	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN.
				—	10	μA	During A/D conversion cycle.

TABLE 12-8: PIC12F6/5 A/D CONVERTER CHARACTERISTICS	<b>TABLE 12-8</b> :	PIC12F675 A/D CONVERTER CHARACTERISTICS:
---	---------------------	--

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from External VREF or VDD pin, whichever is selected as reference input.

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.




FIGURE 12-11:	PIC12F675 A/D CONVERSION TIMING (	SLEEP MODE)

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
130	Tad	A/D Clock Period	1.6	—	_	μS	$VREF \ge 3.0V$
			3.0*	—		μS	VREF full range
130	Tad	A/D Internal RC	0.0*		0.0+		ADCS<1:0> = 11 (RC mode)
		Oscillator Period	3.0*	6.0	9.0*	μs	At VDD = $2.5V$
			2.0*	4.0	6.0*	μS	At VDD = 5.0V
131	ΤΟΝΥ	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	_	11	_	Tad	
132	TACQ	Acquisition Time	(Note 2)	11.5	_	μS	
			5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start		Tosc/2 + Tcy		_	If the A/D clock source is selected as RC, a time of TcY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

\* These parameters are characterized but not tested.


† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** ADRES register may be read on the following TCY cycle.

2: See Section 7.1 "A/D Configuration and Operation" for minimum conditions.

## 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	e	1.27 BSC			
Overall Height	A	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

## 8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX		
Number of Pins			8			
Pitch	е		0.80 BSC			
Overall Height	A	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3		0.20 REF			
Overall Length	D		4.00 BSC			
Exposed Pad Width	E2	2.60	2.70	2.80		
Overall Width	E		4.00 BSC			
Exposed Pad Length	D2	3.40	3.50	3.60		
Contact Width	b	0.25	0.30	0.35		
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad	К	0.20	-	-		

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-131E Sheet 2 of 2

## 8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimens	MIN	NOM	MAX		
Contact Pitch	E		0.80 BSC		
Optional Center Pad Width	W2			3.60	
Optional Center Pad Length	T2			2.50	
Contact Pad Spacing	C1		4.00		
Contact Pad Width (X8)	X1			0.35	
Contact Pad Length (X8)	Y1			0.75	
Distance Between Pads	G	0.45			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2131B

# PIC12F629/675

## INDEX

Α	
A/D	
Acquisition Requirements47	
Block Diagram43	
Calculating Acquisition Time47	
Configuration and Operation43	
Effects of a RESET 48	
Internal Sampling Switch (Rss) Impedance	
Operation During SLEEP48	
PIC12F675 Converter Characteristics 103	
Source Impedance	
Summary of Registers	
Absolute Maximum Ratings	
AC Characteristics	
Industrial and Extended	
ADCON0	
A/D Control register (ADDRESS	
1Fh)	
Interrupt-on-Change	
Weak Pull-up	
Analog-to-Digital Converter. See A/D Assembler	
MPASM Assembler	
_	
В	
Block Diagram	
TMR0/WDT Prescaler	
Block Diagrams	
Analog Input Mode40	
Analog Input Model 47	
Comparator Output40	
Comparator Voltage Reference	
GP0 and GP1 Pins	
GP2	
GP3	
GP4	
GP5	
On-Chip Reset Circuit	
Timer1	
Watchdog Timer	
Brown-out	
Associated Registers	
Brown-out Detect (BOD)	
Brown-out Detect Timing and Characteristics	
C	
C Compilers	
MPLAB C18	
Calibrated Internal RC Frequencies	
CLKOUT	
Code Examples	
Changing Prescaler	
Data EEPROM Read	
Data EEPROM Write	
Initializing GPIO	
Saving STATUS and W Registers in RAM	
Write Verify	
Code Protection	
Comparator	
Associated Registers	
Effects of a RESET	
I/O Operating Modes	
"O Operating Woodes	

Interrupts	
Operation Operation During SLEEP	
Output	
Reference	41
Response Time	
Comparator Specifications	
Comparator Voltage Reference Specifications Configuration Bits	
Configuring the Voltage Reference	
Crystal Operation	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	133
D	
Data EEPROM Memory	50
Associated Registers/Bits Code Protection	
EEADR Register	
EECON1 Register	
EECON2 Register	
EEDATA Register	
Data Memory Organization DC Characteristics	9
Extended and Industrial	93
Industrial	
Development Support	81
Device Differences	
Device Migrations	
Device Overview	/
E	
EEADR — EEPROM Address Register (ADDRESS	
	40
9Bh) FECON1 — FEPROM Control register (Address	49
EECON1 — EEPROM Control register (Address	
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading	50 51
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write	50 51 51
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify	50 51 51 51
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing	50 51 51 51 51
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify	50 51 51 51 85
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications	50 51 51 51 85
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata	50 51 51 51 51 55
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata F Firmware Instructions	50 51 51 51 51 55
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b>	50 51 51 51 51 55 5 71
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata F Firmware Instructions	50 51 51 51 51 55 5 71
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIO Associated Registers	50 51 51 51 5 5 71 9
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIO Associated Registers GPIO — GPIO register (ADDRESS	50 51 51 51 5 71 9 27
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIO Associated Registers GPIO — GPIO register (ADDRESS 05H)	50 51 51 51 5 71 9 27 21
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIO Associated Registers GPIO — GPIO register (ADDRESS 05H) GPIO Port	50 51 51 51 5 71 9 27 21 21
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIO Associated Registers GPIO — GPIO register (ADDRESS 05H)	50 51 51 51 5 71 9 27 21 21
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIO Associated Registers GPIO — GPIO register (ADDRESS 05H) GPIO Port GPIO, TRISIO Registers <b>I</b>	50 51 51 51 5 71 9 27 21 21
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIO Associated Registers GPIO — GPIO register (ADDRESS 05H) GPIO Port GPIO, TRISIO Registers <b>I</b> ID Locations	50 51 51 51 5 71 9 27 21 21 21 69
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIOAssociated Registers GPIOGPIO register (ADDRESS 05H) GPIO Port GPIO Port GPIO, TRISIO Registers <b>I</b> ID Locations In-Circuit Debugger	50 51 51 51 5 71 9 27 21 21 21 69 69 69
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIO Associated Registers GPIO — GPIO register (ADDRESS 05H) GPIO Port GPIO, TRISIO Registers <b>I</b> ID Locations	50 51 51 51 5 71 9 27 21 21 21 69 69 69 69
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIO Port GPIO	50 51 51 51 5 71 27 21 21 21 69 69 69 69 69 69 69 71
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port ID Locations In-Circuit Debugger In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Format Instruction Set	50 51 51 51 5 71 9 27 21 21 21 21 69 69 69 69 71 71
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port ID Locations In-Circuit Debugger In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Format Instruction Set ADDLW	50 51 51 51 5 71 9 27 21 21 21 21 69 69 69 69 71 
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port ID Locations In-Circuit Debugger In-Circuit Serial Programming Incircuit Serial Programming Instruction Format Instruction Format ADDLW ADDWF	50 51 51 51 5 71 9 27 21 21 21 21 69 69 69 69 71 
EECON1 — EEPROM Control register (Address 9Ch) EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata <b>F</b> Firmware Instructions <b>G</b> General Purpose Register File GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIOAssociated Registers GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port ID Locations In-Circuit Debugger In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Format Instruction Set ADDLW	50 51 51 51 5 71 9 71 9 27 21 21 21 69 20 71 71 71 73 73 73

CLKOUT and I/O98	
External Clock96	
INT Pin Interrupt65	
PIC12F675 A/D Conversion (Normal Mode) 104	
PIC12F675 A/D Conversion Timing	
(SLEEP Mode)	
RESET, Watchdog Timer, Oscillator Start-up Timer	
and Power-up Timer	
Time-out Sequence on Power-up (MCLR not Tied to	
Vdd)/	
Case 1 62	
Case 2	
Time-out Sequence on Power-up	
(MCLR Tied to VDD)62	
Timer0 and Timer1 External Clock 101	
Timer1 Incrementing Edge	
Timing Parameter Symbology95	
TRISIO — GPIO Tri-state REGISTER (Address	
85H)22	
V	
Voltage Reference Accuracy/Error41	
W	
Watchdog Timer	
Summary of Registers	
Watchdog Timer (WDT)	
WPU — Weak pull-up Register (ADDRESS	
95h)	
WWW Address	
WWW, On-Line Support	
······	