

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 5 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 128 x 8 |
| RAM Size | 64 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | A/D 4x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 8-SOIC (0.154", 3.90mm Width) |
| Supplier Device Package | 8-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic12f675t-e-sn |



PIC12F629/675

8-Pin Flash-Based 8-Bit CMOS Microcontroller

High-Performance RISC CPU:

- Only 35 Instructions to Learn
 - All single-cycle instructions except branches
- Operating Speed:
 - DC – 20 MHz oscillator/clock input
 - DC – 200 ns instruction cycle
- Interrupt Capability
- 8-Level Deep Hardware Stack
- Direct, Indirect, and Relative Addressing modes

Special Microcontroller Features:

- Internal and External Oscillator Options
 - Precision Internal 4 MHz oscillator factory calibrated to $\pm 1\%$
 - External Oscillator support for crystals and resonators
 - 5 μ s wake-up from Sleep, 3.0V, typical
- Power-Saving Sleep mode
- Wide Operating Voltage Range – 2.0V to 5.5V
- Industrial and Extended Temperature Range
- Low-Power Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Detect (BOD)
- Watchdog Timer (WDT) with Independent Oscillator for Reliable Operation
- Multiplexed MCLR/Input Pin
- Interrupt-on-Pin Change
- Individual Programmable Weak Pull-ups
- Programmable Code Protection
- High Endurance Flash/EEPROM Cell
 - 100,000 write Flash endurance
 - 1,000,000 write EEPROM endurance
 - Flash/Data EEPROM Retention: > 40 years

Low-Power Features:

- Standby Current:
 - 1 nA @ 2.0V, typical
- Operating Current:
 - 8.5 μ A @ 32 kHz, 2.0V, typical
 - 100 μ A @ 1 MHz, 2.0V, typical
- Watchdog Timer Current
 - 300 nA @ 2.0V, typical
- Timer1 Oscillator Current:
 - 4 μ A @ 32 kHz, 2.0V, typical

Peripheral Features:

- 6 I/O Pins with Individual Direction Control
- High Current Sink/Source for Direct LED Drive
- Analog Comparator module with:
 - One analog comparator
 - Programmable on-chip comparator voltage reference (CVREF) module
 - Programmable input multiplexing from device inputs
 - Comparator output is externally accessible
- Analog-to-Digital Converter module (PIC12F675):
 - 10-bit resolution
 - Programmable 4-channel input
 - Voltage reference input
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator, if INTOSC mode selected
- In-Circuit Serial Programming™ (ICSP™) via two pins

| Device | Program Memory | Data Memory | | I/O | 10-bit A/D (ch) | Comparators | Timers 8/16-bit |
|-----------|----------------|--------------|----------------|-----|-----------------|-------------|-----------------|
| | Flash (words) | SRAM (bytes) | EEPROM (bytes) | | | | |
| PIC12F629 | 1024 | 64 | 128 | 6 | — | 1 | 1/1 |
| PIC12F675 | 1024 | 64 | 128 | 6 | 4 | 1 | 1/1 |

* 8-bit, 8-pin devices protected by Microchip's Low Pin Count Patent: U.S. Patent No. 5,847,450. Additional U.S. and foreign patents and applications may be issued or pending.

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, GPIO port change and external GP2/INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh OR 8Bh)

| | | | | | | | |
|-------|-------|-------|-------|-------|-------|-------|-------|
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| GIE | PEIE | T0IE | INTE | GPIE | T0IF | INTF | GPIF |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

- bit 7 **GIE:** Global Interrupt Enable bit
 1 = Enables all unmasked interrupts
 0 = Disables all interrupts
- bit 6 **PEIE:** Peripheral Interrupt Enable bit
 1 = Enables all unmasked peripheral interrupts
 0 = Disables all peripheral interrupts
- bit 5 **T0IE:** TMR0 Overflow Interrupt Enable bit
 1 = Enables the TMR0 interrupt
 0 = Disables the TMR0 interrupt
- bit 4 **INTE:** GP2/INT External Interrupt Enable bit
 1 = Enables the GP2/INT external interrupt
 0 = Disables the GP2/INT external interrupt
- bit 3 **GPIE:** Port Change Interrupt Enable bit⁽¹⁾
 1 = Enables the GPIO port change interrupt
 0 = Disables the GPIO port change interrupt
- bit 2 **T0IF:** TMR0 Overflow Interrupt Flag bit⁽²⁾
 1 = TMR0 register has overflowed (must be cleared in software)
 0 = TMR0 register did not overflow
- bit 1 **INTF:** GP2/INT External Interrupt Flag bit
 1 = The GP2/INT external interrupt occurred (must be cleared in software)
 0 = The GP2/INT external interrupt did not occur
- bit 0 **GPIF:** Port Change Interrupt Flag bit
 1 = When at least one of the GP5:GP0 pins changed state (must be cleared in software)
 0 = None of the GP5:GP0 pins have changed state

- Note 1:** IOC register must also be enabled to enable an interrupt-on-change.
2: T0IF bit is set when TIMER0 rolls over. TIMER0 is unchanged on Reset and should be initialized before clearing T0IF bit.

PIC12F629/675

2.2.2.4 PIE1 Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS: 8Ch)

| | | | | | | | |
|-------|-------|-----|-----|-------|-----|-----|--------|
| R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | U-0 | U-0 | R/W-0 |
| EEIE | ADIE | — | — | CMIE | — | — | TMR1IE |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown









- bit 7 **EEIE:** EE Write Complete Interrupt Enable bit
1 = Enables the EE write complete interrupt
0 = Disables the EE write complete interrupt
- bit 6 **ADIE:** A/D Converter Interrupt Enable bit (PIC12F675 only)
1 = Enables the A/D converter interrupt
0 = Disables the A/D converter interrupt
- bit 5-4 **Unimplemented:** Read as '0'
- bit 3 **CMIE:** Comparator Interrupt Enable bit
1 = Enables the comparator interrupt
0 = Disables the comparator interrupt
- bit 2-1 **Unimplemented:** Read as '0'
- bit 0 **TMR1IE:** TMR1 Overflow Interrupt Enable bit
1 = Enables the TMR1 overflow interrupt
0 = Disables the TMR1 overflow interrupt

6.2 Comparator Configuration

There are eight modes of operation for the comparator. The CMCON register, shown in Register 6-1, is used to select the mode. Figure 6-2 shows the eight possible modes. The TRISIO register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for a specified period of time. Refer to the specifications in **Section 12.0 “Electrical Specifications”**.

Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.

FIGURE 6-2: COMPARATOR I/O OPERATING MODES

| | |
|--|--|
| <p>Comparator Reset (POR Default Value - low power) CM2:CM0 = 000</p>  <p>GP1/CIN- <u>A</u></p> <p>GP0/CIN+ <u>A</u></p> <p>GP2/COUT <u>D</u></p> <p>Off (Read as '0')</p> | <p>Comparator Off (Lowest power) CM2:CM0 = 111</p>  <p>GP1/CIN- <u>D</u></p> <p>GP0/CIN+ <u>D</u></p> <p>GP2/COUT <u>D</u></p> <p>Off (Read as '0')</p> |
| <p>Comparator without Output CM2:CM0 = 010</p>  <p>GP1/CIN- <u>A</u></p> <p>GP0/CIN+ <u>A</u></p> <p>GP2/COUT <u>D</u></p> <p>COUT</p> | <p>Comparator w/o Output and with Internal Reference CM2:CM0 = 100</p>  <p>GP1/CIN- <u>A</u></p> <p>GP0/CIN+ <u>D</u></p> <p>GP2/COUT <u>D</u></p> <p>COUT</p> <p>From CVREF Module</p> |
| <p>Comparator with Output and Internal Reference CM2:CM0 = 011</p>  <p>GP1/CIN- <u>A</u></p> <p>GP0/CIN+ <u>D</u></p> <p>GP2/COUT <u>D</u></p> <p>COUT</p> <p>From CVREF Module</p> | <p>Multiplexed Input with Internal Reference and Output CM2:CM0 = 101</p>  <p>GP1/CIN- <u>A</u></p> <p>GP0/CIN+ <u>A</u></p> <p>GP2/COUT <u>D</u></p> <p>COUT</p> <p>From CVREF Module</p> <p>CIS = 0</p> <p>CIS = 1</p> |
| <p>Comparator with Output CM2:CM0 = 001</p>  <p>GP1/CIN- <u>A</u></p> <p>GP0/CIN+ <u>A</u></p> <p>GP2/COUT <u>D</u></p> <p>COUT</p> | <p>Multiplexed Input with Internal Reference CM2:CM0 = 110</p>  <p>GP1/CIN- <u>A</u></p> <p>GP0/CIN+ <u>A</u></p> <p>GP2/COUT <u>D</u></p> <p>COUT</p> <p>From CVREF Module</p> <p>CIS = 0</p> <p>CIS = 1</p> |
| <p>A = Analog Input, ports always reads '0'</p> <p>D = Digital Input</p> <p>CIS = Comparator Input Switch (CMCON<3>)</p> | |

7.2 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 7-3. The source impedance (RS) and the internal sampling switch (RSS) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD), see Figure 7-3. **The maximum recommended impedance for analog sources is 10 kΩ.** As the impedance

is decreased, the acquisition time may be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 7-1 may be used. This equation assumes that 1/2 LSB error is used (1024 steps for the A/D). The 1/2 LSB error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the PIC® Mid-Range Reference Manual (DS33023).

EQUATION 7-1: ACQUISITION TIME


$$\begin{aligned}
 T_{ACQ} &= \text{Amplifier Settling Time} + \\
 &\quad \text{Hold Capacitor Charging Time} + \\
 &\quad \text{Temperature Coefficient} \\
 &= T_{AMP} + T_C + T_{COFF} \\
 &= 2\mu\text{s} + T_C + [(\text{Temperature} - 25^\circ\text{C})(0.05\mu\text{s}/^\circ\text{C})] \\
 T_C &= \text{CHOLD} (\text{RIC} + \text{RSS} + R_S) \ln(1/2047) \\
 &= -120\text{pF} (1\text{k}\Omega + 7\text{k}\Omega + 10\text{k}\Omega) \ln(0.0004885) \\
 &= 16.47\mu\text{s} \\
 T_{ACQ} &= 2\mu\text{s} + 16.47\mu\text{s} + [(50^\circ\text{C} - 25^\circ\text{C})(0.05\mu\text{s}/^\circ\text{C})] \\
 &= 19.72\mu\text{s}
 \end{aligned}$$

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

Note 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.

Note 3: The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.

FIGURE 7-3: ANALOG INPUT MODEL



8.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory:

- EECON1
- EECON2 (not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC12F629/675 devices have 128 bytes of data EEPROM with an address range from 0h to 7Fh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip to chip. Please refer to AC Specifications for exact limits.

When the data memory is code-protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

Additional information on the data EEPROM is available in the PIC® Mid-Range Reference Manual, (DS33023).

REGISTER 8-1: EEDAT: EEPROM DATA REGISTER (ADDRESS: 9Ah)

| | | | | | | | |
|--------|--------|--------|--------|--------|--------|--------|--------|
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| EEDAT7 | EEDAT6 | EEDAT5 | EEDAT4 | EEDAT3 | EEDAT2 | EEDAT1 | EEDAT0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 **EEDATn**: Byte value to write to or read from data EEPROM

REGISTER 8-2: EEADR: EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)

| | | | | | | | |
|-------|-------|-------|-------|-------|-------|-------|-------|
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | EADR6 | EADR5 | EADR4 | EADR3 | EADR2 | EADR1 | EADR0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 **Unimplemented**: Should be set to '0'

bit 6-0 **EEADR**: Specifies one of 128 locations for EEPROM Read/Write Operation

PIC12F629/675

9.3.1 $\overline{\text{MCLR}}$


PIC12F629/675 devices have a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

The behavior of the ESD protection on the $\overline{\text{MCLR}}$ pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both $\overline{\text{MCLR}}$ Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the $\overline{\text{MCLR}}$ pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 9-5, is suggested.

An internal $\overline{\text{MCLR}}$ option is enabled by setting the $\overline{\text{MCLRE}}$ bit in the Configuration Word. When enabled, $\overline{\text{MCLR}}$ is internally tied to VDD. No internal pull-up option is available for the $\overline{\text{MCLR}}$ pin.

FIGURE 9-5: RECOMMENDED $\overline{\text{MCLR}}$ CIRCUIT



9.3.2 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply tie the $\overline{\text{MCLR}}$ pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details (see **Section 12.0 “Electrical Specifications”**). If the BOD is enabled, the maximum rise time specification does not apply. The BOD circuitry will keep the device in Reset until VDD reaches VBOD (see **Section 9.3.5 “Brown-Out Detect (BOD)”**).

Note: The POR circuit does not produce an internal Reset when VDD declines.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note AN607, “Power-up Trouble Shooting”.

9.3.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Detect. The Power-up Timer operates on an internal RC oscillator. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, $\overline{\text{PWRTE}}$ can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Detect is enabled.

The Power-up Time delay will vary from chip to chip and due to:

- VDD variation
- Temperature variation
- Process variation.

See DC parameters for details (**Section 12.0 “Electrical Specifications”**).

9.3.4 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from Sleep.

9.8 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: The entire data EEPROM and Flash program memory will be erased when the code protection is turned off. The INTOSC calibration data is also erased. See PIC12F629/675 Programming Specification for more information.

9.9 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify. Only the Least Significant 7 bits of the ID locations are used.

9.10 In-Circuit Serial Programming

The PIC12F629/675 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for:

- power
- ground
- programming voltage


This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the GP0 and GP1 pins low, while raising the MCLR (VPP) pin from V_{IL} to V_{IH} (see Programming Specification). GP0 becomes the programming data and GP1 becomes the programming clock. Both GP0 and GP1 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Programming/Verify mode, the PC is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the Programming Specifications.

A typical In-Circuit Serial Programming connection is shown in Figure 9-14.

FIGURE 9-14: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



9.11 In-Circuit Debugger

Since in-circuit debugging requires the loss of clock, data and MCLR pins, MPLAB[®] ICD 2 development with an 8-pin device is not practical. A special 14-pin PIC12F675-ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user.

This special ICD device is mounted on the top of the header and its signals are routed to the MPLAB ICD 2 connector. On the bottom of the header is an 8-pin socket that plugs into the user's target via the 8-pin stand-off connector.

When the \overline{ICD} pin on the PIC12F675-ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 9-10 shows which features are consumed by the background debugger:

TABLE 9-10: DEBUGGER RESOURCES

| I/O pins | ICDCLK, ICDDATA |
|----------------|-------------------------------------|
| Stack | 1 level |
| Program Memory | Address 0h must be NOP 300h-3FEh |

For more information, see 8-Pin MPLAB ICD 2 Header Information Sheet (DS51292) available on Microchip's web site (www.microchip.com).

10.2 Instruction Descriptions

ADDLW **Add Literal and W**

Syntax: *[label]* ADDLW *k*
Operands: $0 \leq k \leq 255$
Operation: $(W) + k \rightarrow (W)$
Status Affected: C, DC, Z
Description: The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF **Bit Clear f**

Syntax: *[label]* BCF *f,b*
Operands: $0 \leq f \leq 127$
 $0 \leq b \leq 7$
Operation: $0 \rightarrow (f)$
Status Affected: None
Description: Bit 'b' in register 'f' is cleared.

ADDWF **Add W and f**

Syntax: *[label]* ADDWF *f,d*
Operands: $0 \leq f \leq 127$
 $d \in [0,1]$
Operation: $(W) + (f) \rightarrow (\text{destination})$
Status Affected: C, DC, Z
Description: Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BSF **Bit Set f**

Syntax: *[label]* BSF *f,b*
Operands: $0 \leq f \leq 127$
 $0 \leq b \leq 7$
Operation: $1 \rightarrow (f)$
Status Affected: None
Description: Bit 'b' in register 'f' is set.

ANDLW **AND Literal with W**

Syntax: *[label]* ANDLW *k*
Operands: $0 \leq k \leq 255$
Operation: $(W) .\text{AND.} (k) \rightarrow (W)$
Status Affected: Z
Description: The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSS **Bit Test f, Skip if Set**

Syntax: *[label]* BTFSS *f,b*
Operands: $0 \leq f \leq 127$
 $0 \leq b < 7$
Operation: skip if $(f) = 1$
Status Affected: None
Description: If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction.

ANDWF **AND W with f**

Syntax: *[label]* ANDWF *f,d*
Operands: $0 \leq f \leq 127$
 $d \in [0,1]$
Operation: $(W) .\text{AND.} (f) \rightarrow (\text{destination})$
Status Affected: Z
Description: AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

PIC12F629/675

| MOVF | Move f |
|------------------|---|
| Syntax: | [<i>label</i>] MOVF f,d |
| Operands: | $0 \leq f \leq 127$ $d \in [0,1]$ |
| Operation: | (f) → (dest) |
| Status Affected: | Z |
| Description: | The contents of register f is moved to a destination dependent upon the status of d. If d = 0, the destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected. |
| Words: | 1 |
| Cycles: | 1 |
| <u>Example:</u> | <pre>MOVF FSR, 0</pre> <p>After Instruction</p> <pre>W = value in FSR register Z = 1</pre> |

| MOVLW | Move literal to W |
|------------------|---|
| Syntax: | [<i>label</i>] MOVLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | k → (W) |
| Status Affected: | None |
| Description: | The eight-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's. |
| Words: | 1 |
| Cycles: | 1 |
| <u>Example:</u> | <pre>MOVLW 0x5A</pre> <p>After Instruction</p> <pre>W = 0x5A</pre> |

| MOVWF | Move W to f |
|------------------|---|
| Syntax: | [<i>label</i>] MOVWF f |
| Operands: | $0 \leq f \leq 127$ |
| Operation: | (W) → (f) |
| Status Affected: | None |
| Description: | Move data from W register to register 'f'. |
| Words: | 1 |
| Cycles: | 1 |
| <u>Example:</u> | <pre>MOVWF OPTION</pre> <p>Before Instruction</p> <pre>OPTION = 0xFF W = 0x4F</pre> <p>After Instruction</p> <pre>OPTION = 0x4F W = 0x4F</pre> |

| NOP | No Operation |
|------------------|----------------------|
| Syntax: | [<i>label</i>] NOP |
| Operands: | None |
| Operation: | No operation |
| Status Affected: | None |
| Description: | No operation. |
| Words: | 1 |
| Cycles: | 1 |
| <u>Example:</u> | <pre>NOP</pre> |

12.2 DC Characteristics: PIC12F629/675-I (Industrial)

| | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial | | | | | | |
|-----------|-----------------------------------|---|------|------|-------|-----------------|---|--|
| Param No. | Device Characteristics | Min | Typ† | Max | Units | Conditions | | |
| | | | | | | V _{DD} | Note | |
| D010 | Supply Current (I _{DD}) | — | 9 | 16 | μA | 2.0 | F _{OSC} = 32 kHz LP Oscillator Mode | |
| | | — | 18 | 28 | μA | 3.0 | | |
| | | — | 35 | 54 | μA | 5.0 | | |
| D011 | | — | 110 | 150 | μA | 2.0 | F _{OSC} = 1 MHz XT Oscillator Mode | |
| | | — | 190 | 280 | μA | 3.0 | | |
| | | — | 330 | 450 | μA | 5.0 | | |
| D012 | | — | 220 | 280 | μA | 2.0 | F _{OSC} = 4 MHz XT Oscillator Mode | |
| | | — | 370 | 650 | μA | 3.0 | | |
| | | — | 0.6 | 1.4 | mA | 5.0 | | |
| D013 | | — | 70 | 110 | μA | 2.0 | F _{OSC} = 1 MHz EC Oscillator Mode | |
| | | — | 140 | 250 | μA | 3.0 | | |
| | | — | 260 | 390 | μA | 5.0 | | |
| D014 | | — | 180 | 250 | μA | 2.0 | F _{OSC} = 4 MHz EC Oscillator Mode | |
| | | — | 320 | 470 | μA | 3.0 | | |
| | | — | 580 | 850 | μA | 5.0 | | |
| D015 | | — | 340 | 450 | μA | 2.0 | F _{OSC} = 4 MHz INTOSC Mode | |
| | | — | 500 | 700 | μA | 3.0 | | |
| | | — | 0.8 | 1.1 | mA | 5.0 | | |
| D016 | | — | 180 | 250 | μA | 2.0 | F _{OSC} = 4 MHz EXTRC Mode | |
| | | — | 320 | 450 | μA | 3.0 | | |
| | | — | 580 | 800 | μA | 5.0 | | |
| D017 | | — | 2.1 | 2.95 | mA | 4.5 | F _{OSC} = 20 MHz HS Oscillator Mode | |
| | | — | 2.4 | 3.0 | mA | 5.0 | | |

† Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all I_{DD} measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to V_{DD}; MCLR = V_{DD}; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

PIC12F629/675

12.5 DC Characteristics: PIC12F629/675-E (Extended)

| | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended | | | | | | |
|-----------|-------------------------------|--|---------|-----|---------------|------------|---|--|
| Param No. | Device Characteristics | Min | Typ† | Max | Units | Conditions | | |
| | | | | | | VDD | Note | |
| D020E | Power-down Base Current (IPD) | — | 0.00099 | 3.5 | μA | 2.0 | WDT, BOD, Comparators, VREF, and T1OSC disabled | |
| | | — | 0.0012 | 4.0 | μA | 3.0 | | |
| | | — | 0.0029 | 8.0 | μA | 5.0 | | |
| D021E | | — | 0.3 | 6.0 | μA | 2.0 | WDT Current ⁽¹⁾ | |
| | | — | 1.8 | 9.0 | μA | 3.0 | | |
| | | — | 8.4 | 20 | μA | 5.0 | | |
| D022E | | — | 58 | 70 | μA | 3.0 | BOD Current ⁽¹⁾ | |
| | | — | 109 | 130 | μA | 5.0 | | |
| D023E | | — | 3.3 | 10 | μA | 2.0 | Comparator Current ⁽¹⁾ | |
| | | — | 6.1 | 13 | μA | 3.0 | | |
| | | — | 11.5 | 24 | μA | 5.0 | | |
| D024E | | — | 58 | 70 | μA | 2.0 | CVREF Current ⁽¹⁾ | |
| | | — | 85 | 100 | μA | 3.0 | | |
| | | — | 138 | 165 | μA | 5.0 | | |
| D025E | | — | 4.0 | 10 | μA | 2.0 | T1 Osc Current ⁽¹⁾ | |
| | | — | 4.6 | 12 | μA | 3.0 | | |
| | | — | 6.0 | 20 | μA | 5.0 | | |
| D026E | | — | 0.0012 | 6.0 | μA | 3.0 | A/D Current ⁽¹⁾ | |
| | | — | 0.0022 | 8.5 | μA | 5.0 | | |

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

PIC12F629/675

12.7 DC Characteristics: PIC12F629/675-I (Industrial), PIC12F629/675-E (Extended) (Cont.)

| DC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended | | | | |
|--|-------|--|--|------|-----|-------|---|
| Param No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
| Capacitive Loading Specs on Output Pins | | | | | | | |
| D100 | Cosc2 | OSC2 pin | — | — | 15* | pF | In XT, HS and LP modes when external clock is used to drive OSC1 |
| D101 | Cio | All I/O pins | — | — | 50* | pF | |
| Data EEPROM Memory | | | | | | | |
| D120 | ED | Byte Endurance | 100K | 1M | — | E/W | $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ |
| D120A | ED | Byte Endurance | 10K | 100K | — | E/W | $+85^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ |
| D121 | VDRW | VDD for Read/Write | V _{MIN} | — | 5.5 | V | Using EECON to read/write V _{MIN} = Minimum operating voltage |
| D122 | TDEW | Erase/Write cycle time | — | 5 | 6 | ms | Provided no other specifications are violated |
| D123 | TRETD | Characteristic Retention | 40 | — | — | Year | |
| D124 | TREF | Number of Total Erase/Write Cycles before Refresh ⁽¹⁾ | 1M | 10M | — | E/W | |
| Program Flash Memory | | | | | | | |
| D130 | EP | Cell Endurance | 10K | 100K | — | E/W | $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ |
| D130A | ED | Cell Endurance | 1K | 10K | — | E/W | $+85^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ |
| D131 | VPR | VDD for Read | V _{MIN} | — | 5.5 | V | V _{MIN} = Minimum operating voltage |
| D132 | VPEW | VDD for Erase/Write | 4.5 | — | 5.5 | V | Provided no other specifications are violated |
| D133 | TPEW | Erase/Write cycle time | — | 2 | 2.5 | ms | |
| D134 | TRETD | Characteristic Retention | 40 | — | — | Year | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: See Section 8.5.1 "Using the Data EEPROM" for additional information.

PIC12F629/675

12.9 AC CHARACTERISTICS: PIC12F629/675 (INDUSTRIAL, EXTENDED)

FIGURE 12-5: EXTERNAL CLOCK TIMING




TABLE 12-1: EXTERNAL CLOCK TIMING REQUIREMENTS

| Param No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
|-----------|---------------|--|------|--------|-----|-------------|------------------------------------|
| | Fosc | External CLKIN Frequency ⁽¹⁾ | DC | — | 37 | kHz | LP Osc mode |
| | | | DC | — | 4 | MHz | XT mode |
| | | | DC | — | 20 | MHz | HS mode |
| | | | DC | — | 20 | MHz | EC mode |
| | | Oscillator Frequency ⁽¹⁾ | 5 | — | 37 | kHz | LP Osc mode |
| | | | — | 4 | — | MHz | INTOSC mode |
| | | | DC | — | 4 | MHz | RC Osc mode |
| | | | 0.1 | — | 4 | MHz | XT Osc mode |
| | | | 1 | — | 20 | MHz | HS Osc mode |
| | | | — | — | — | — | — |
| 1 | Tosc | External CLKIN Period ⁽¹⁾ | 27 | — | ∞ | μs | LP Osc mode |
| | | | 50 | — | ∞ | ns | HS Osc mode |
| | | | 50 | — | ∞ | ns | EC Osc mode |
| | | | 250 | — | ∞ | ns | XT Osc mode |
| | | Oscillator Period ⁽¹⁾ | 27 | — | 200 | μs | LP Osc mode |
| | | | — | 250 | — | ns | INTOSC mode |
| | | 250 | — | — | ns | RC Osc mode | |
| | | 250 | — | 10,000 | ns | XT Osc mode | |
| | | 50 | — | 1,000 | ns | HS Osc mode | |
| | | — | — | — | — | — | — |
| 2 | Tcy | Instruction Cycle Time ⁽¹⁾ | 200 | Tcy | DC | ns | Tcy = 4/Fosc |
| 3 | TosL, TosH | External CLKIN (OSC1) High External CLKIN Low | 2* | — | — | μs | LP oscillator, TOSC L/H duty cycle |
| | | | 20* | — | — | ns | HS oscillator, TOSC L/H duty cycle |
| | | | 100* | — | — | ns | XT oscillator, TOSC L/H duty cycle |
| 4 | TosR, TosF | External CLKIN Rise External CLKIN Fall | — | — | 50* | ns | LP oscillator |
| | | | — | — | 25* | ns | XT oscillator |
| | | | — | — | 15* | ns | HS oscillator |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tcy) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the 'max' cycle time limit is "DC" (no clock) for all devices.

PIC12F629/675

FIGURE 13-3: TYPICAL IPD vs. VDD OVER TEMP (+125°C)





FIGURE 13-4: MAXIMUM IPD vs. VDD OVER TEMP (-40°C TO +25°C)



PIC12F629/675

FIGURE 13-11: TYPICAL IPD WITH A/D ENABLED vs. V_{DD} OVER TEMP (+125°C)





FIGURE 13-12: TYPICAL IPD WITH T1 OSC ENABLED vs. V_{DD} OVER TEMP (-40°C TO +125°C), 32 KHZ, C1 AND C2=50 pF)




PIC12F629/675

14.2 Package Details

The following sections give the technical details of the packages.

8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension Limits | Units | INCHES | | |
|----------------------------|-------|----------|------|------|
| | | MIN | NOM | MAX |
| Number of Pins | N | 8 | | |
| Pitch | e | .100 BSC | | |
| Top to Seating Plane | A | – | – | .210 |
| Molded Package Thickness | A2 | .115 | .130 | .195 |
| Base to Seating Plane | A1 | .015 | – | – |
| Shoulder to Shoulder Width | E | .290 | .310 | .325 |
| Molded Package Width | E1 | .240 | .250 | .280 |
| Overall Length | D | .348 | .365 | .400 |
| Tip to Seating Plane | L | .115 | .130 | .150 |
| Lead Thickness | c | .008 | .010 | .015 |
| Upper Lead Width | b1 | .040 | .060 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing § | eB | – | – | .430 |

Notes:


- Pin 1 visual index feature may vary, but must be located with the hatched area.
- § Significant Characteristic.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension Limits | Units | MILLIMETERS | | |
|--------------------------|-------|-------------|-----|------|
| | | MIN | NOM | MAX |
| Number of Pins | N | 8 | | |
| Pitch | e | 1.27 BSC | | |
| Overall Height | A | – | – | 1.75 |
| Molded Package Thickness | A2 | 1.25 | – | – |
| Standoff § | A1 | 0.10 | – | 0.25 |
| Overall Width | E | 6.00 BSC | | |
| Molded Package Width | E1 | 3.90 BSC | | |
| Overall Length | D | 4.90 BSC | | |
| Chamfer (optional) | h | 0.25 | – | 0.50 |
| Foot Length | L | 0.40 | – | 1.27 |
| Footprint | L1 | 1.04 REF | | |
| Foot Angle | φ | 0° | – | 8° |
| Lead Thickness | c | 0.17 | – | 0.25 |
| Lead Width | b | 0.31 | – | 0.51 |
| Mold Draft Angle Top | α | 5° | – | 15° |
| Mold Draft Angle Bottom | β | 5° | – | 15° |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

PIC12F629/675

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits | Units | MILLIMETERS | | |
|-------------------------|-------|-------------|----------|------|
| | | MIN | NOM | MAX |
| Contact Pitch | E | | 1.27 BSC | |
| Contact Pad Spacing | C | | 5.40 | |
| Contact Pad Width (X8) | X1 | | | 0.60 |
| Contact Pad Length (X8) | Y1 | | | 1.55 |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

PIC12F629/675

NOTES: