



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	12 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	24
Number of Macrocells	64
Number of Gates	4000
Number of I/O	48
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/isplsi-1024-90lj

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



ispLSI[®] 1024 Device Datasheet

June 2010

All Devices Discontinued!

Product Change Notification (PCN) #09-10 has been issued to discontinue all devices in this data sheet.

The original datasheet pages have not been modified and do not reflect those changes. Please refer to the table below for reference PCN and current product status.

Product Line	Ordering Part Number	Product Status	Reference PCN
	ispLSI 1024-60LJ		
	ispLSI 1024-80LJ		
	ispLSI 1024-90LJ		
ionl SI 1021	ispLSI 1024-60LJI	Discontinued	DCN#00.10
ispLSI 1024	ispLSI 1024-60LT	Discontinued	<u>PCN#09-10</u>
	ispLSI 1024-80LT		
	ispLSI 1024-90LT		
	ispLSI 1024-60LTI		




ispLSI® 1024

In-System Programmable High Density PLD

Features

- HIGH-DENSITY PROGRAMMABLE LOGIC
- High-Speed Global Interconnect
- 4000 PLD Gates
- 48 I/O Pins, Six Dedicated Inputs
- 144 Registers
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Fast Random Logic
- Security Cell Prevents Unauthorized Copying
- HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY
- fmax = 90 MHz Maximum Operating Frequency
- fmax = 60 MHz for Industrial and Military/883 Devices
- tpd = 12 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile E²CMOS Technology
- 100% Tested
- IN-SYSTEM PROGRAMMABLE
- In-System Programmable™ (ISP™) 5-Volt Only
- Increased Manufacturing Yields, Reduced Time-to-Market, and Improved Product Quality
- Reprogram Soldered Devices for Faster Debugging
 COMBINES EASE OF USE AND THE FAST SYSTEM
- SPEED OF PLDs WITH THE DENSITY AND FLEX-IBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Four Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity
- ispDesignEXPERT™ LOGIC COMPILER AND COM-PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
- Superior Quality of Results
- Tightly Integrated with Leading CAE Vendor Tools
- Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER™
- PC and UNIX Platforms

Functional Block Diagram



Description

The ispLSI 1024 is a High-Density Programmable Logic Device containing 144 Registers, 48 Universal I/O pins, six Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1024 features 5-Volt in-system programmability and in-system diagnostic capabilities. It is the first device which offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.

The basic unit of logic on the ispLSI 1024 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. C7 (see figure 1). There are a total of 24 GLBs in the ispLSI 1024 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.


Copyright © 1999 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com



Functional Block Diagram

Figure 1.ispLSI 1024 Functional Block Diagram



The device also has 48 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The I/O cells within the Megablock also share a common Output Enable (OE) signal. The ispLSI 1024 device contains three of these Megablocks. The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 1024 device are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (B4 on the ispLSI 1024 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.



Absolute Maximum Ratings ¹

Supply Voltage V _{cc} 0.5 to +7.0V
Input Voltage Applied2.5 to V _{CC} +1.0V
Off-State Output Voltage Applied2.5 to V _{CC} +1.0V
Storage Temperature65 to 150°C
Case Temp. with Power Applied55 to 125°C

Max. Junction Temp. (T_J) with Power Applied ... 150°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER		MIN.	MAX.	UNITS
		Commercial $T_A = 0^{\circ}C$ to +70°C	4.75	5.25	
Vcc	Supply Voltage	Industrial $T_A = -40^{\circ}C$ to $+85^{\circ}C$	4.5	5.5	V
		Military/883 $T_c = -55^{\circ}C$ to +125°C	4.5	5.5	
VIL	Input Low Voltage		0	0.8	V
V ΙΗ	Input High Voltage		2.0	V cc + 1	V

Capacitance (T₄=25°C, f=1.0 MHz)

SYMBOL	PARAMETER					MAXIMUM ¹	UNITS	TEST CONDITIONS
C ₁	Dedicated Input Ca	anacitance	Comn	nercial/Ind	dustrial	8	pf	V _{CC} =5.0V, V _{IN} =2.0V
	Dedicated input Ca	apacitance	Militar	y		10	pf	V _{cc} =5.0V, V _{IN} =2.0V
C ₂	I/O and Clock Cap	acitance				10	pf	V_{cc} =5.0V, $V_{I/O}$, V_{Y} =2.0V
1 Guarant	eed but not 100% te	bete					-	Table 2- 0006

1. Guaranteed but not 100% tested.

Data Retention Specifications

		1	
PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	—	Years
Erase/Reprogram Cycles	10000	—	Cycles

Table 2- 0008B

Table 2- 0005Aisp w/mil.eps



Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Time	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See figure 2

3-state levels are measured 0.5V from steady-state active level. $$$_{\table 2-\,0003}$$

Output Load Conditions (see figure 2)

Tes	Test Condition		R2	CL
А		470Ω	390Ω	35pF
В	Active High	~	390Ω	35pF
	Active Low	470Ω	390Ω	35pF
С	Active High to Z at V _{он} - 0.5V	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	390Ω	5pF
	Active Low to Z at V _{oL} + 0.5V	470Ω	390Ω	5pF
				Table 2- 0004A

^{*}CL includes Test Fixture and Probe Capacitance.

+ 5V

R₁

Cı

Test

Point

Figure 2. Test Load

Device

Output

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITI	ON	MIN.	TYP. ³	MAX.	UNITS
VOL	Output Low Voltage	I _{OL} =8 mA		_	-	0.4	V
V он	Output High Voltage	I _{он} =-4 mA		2.4	-	-	V
lı∟	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL} (MAX.)$		-	_	-10	μA
Ін	Input or I/O High Leakage Current	$3.5V \le V_{IN} \le V_{CC}$		-	_	10	μA
IL-isp	isp Input Low Leakage Current	$0V \le V_{IN} \le V_{IL}$ (MAX.)		-	-	-150	μA
IL-PU	I/O Active Pull-Up Current	$0V \le V_{IN} \le V_{IL}$		-	-	-150	μA
IOS ¹	Output Short Circuit Current	$V_{\rm CC} = 5V, V_{\rm OUT} = 0.5V$		_	-	-200	mA
ICC ^{2,4}	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$	Commercial	—	130	190	mA
		$f_{TOGGLE} = 1 MHz$	Industrial/Military	-	135	215	mA

1. One output at a time for a maximum duration of one second. V_{out} = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.

2. Measured using six 16-bit counters.

3. Typical values are at $V_{cc} = 5V$ and $T_A = 25^{\circ}C$.

4. Maximum I_{cc} varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this datasheet and Thermal Management section of the Lattice Semiconductor Data Book and CD-ROM to estimate maximum I_{cc}.



External Timing Parameters

PARAMETER	TEST 5			e	90	-8	80	-6	60	UNITS
	COND.	#			MAX.	MIN.	MAX.	MIN.	MAX.	
t pd1	А	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	12	-	15	-	20	ns
t pd2	А	2	Data Propagation Delay, Worst Case Path	-	17	-	20	-	25	ns
f max (Int.)	А	3	Clock Frequency with Internal Feedback ³	90.9	-	80	-	60	-	MHz
f max (Ext.)	_	4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	58.8	-	50	-	38	-	MHz
f max (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	125	-	100	-	83		MHz
t su1	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	6		7		9	-	ns
t co1	А	7	GLB Reg. Clock to Output Delay, ORP bypass	-	8	-	10	-	13	ns
t h1	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	0	-	0	-	ns
t su2	-	9	GLB Reg. Setup Time before Clock	9	-	10		13	-	ns
t co2	_	10	GLB Reg. Clock to Output Delay	-	10	-	12	F	16	ns
t h2	-	11	GLB Reg. Hold Time after Clock	0		0	-	0	-	ns
t r1	А	12	Ext. Reset Pin to Output Delay	-	15	-	17	-	22.5	ns
t rw1	-	13	Ext. Reset Pulse Duration	10	-	10	-	13	-	ns
t en	В	14	Input to Output Enable		15	-	18	-	24	ns
t dis	С	15	Input to Output Disable	-	15	-	18	-	24	ns
t wh	-	16	Ext. Sync. Clock Pulse Duration, High	4	-	5	-	6	-	ns
twl	_	17	Ext. Sync. Clock Pulse Duration, Low	4	-	5	-	6	-	ns
t su5	_	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2	-	2	-	2.5	-	ns
t h5	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	6.5	-	6.5	-	8.5	-	ns

Over Recommended Operating Conditions

Table 2-0030-24/90,80,60C

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

5

- 3. Standard 16-Bit loadable counter using GRP feedback.
- 4. fmax (Toggle) may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.
- 5. Reference Switching Test Conditions Section.



Internal Timing Parameters¹

	# ²	DESCRIPTION	-9	9 0	-8	B0	-6	60	UNITS
PARAMETER	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Inputs									-
tiobp	20	I/O Register Bypass	-	1.6	—	2.0	_	2.7	ns
t iolat	21	I/O Latch Delay	_	2.4	-	3.0	-	4.0	ns
t iosu	22	I/O Register Setup Time before Clock	4.8	-	5.5	-	7.3	-	ns
t ioh	23	I/O Register Hold Time after Clock	2.1	-	1.0	-	1.3	-	ns
tioco	24	I/O Register Clock to Out Delay		2.4	-	3.0	-	4.0	ns
t ior	25	I/O Register Reset to Out Delay		2.8	_	2.5		3.3	ns
t din	26	Dedicated Input Delay		3.2	-	4.0	_	5.3	ns
GRP									-
t grp1	27	GRP Delay, 1 GLB Load	-	1.2		1.5	-	2.0	ns
t grp4	28	GRP Delay, 4 GLB Loads	_	1.6	-	2.0	-	2.7	ns
t grp8	29	GRP Delay, 8 GLB Loads	-	2.4	-	3.0	_	4.0	ns
t grp12	30	GRP Delay, 12 GLB Loads	-	3.0		3.8	_	5.0	ns
t grp16	31	GRP Delay, 16 GLB Loads	-	3.6	-	4.5	_	6.0	ns
t grp24	32	GRP Delay, 24 GLB Loads	-	5.0	_	6.3	-	8.3	ns
GLB									
t 4ptbp	33	4 Product Term Bypass Path Delay	-	5.2	-	6.5	-	8.6	ns
t 1ptxor	34	1 Product Term/XOR Path Delay	-	5.7	-	7.0	-	9.3	ns
t 20ptxor	35	20 Product Term/XOR Path Delay	_	7.0	_	8.0	-	10.6	ns
t xoradj	36	XOR Adjacent Path Delay ³	_	8.2	-	9.5	-	12.7	ns
t gbp	37	GLB Register Bypass Delay	_	0.8	_	1.0	-	1.3	ns
t gsu	38	GLB Register Setup Time betore Clock	1.2	_	1.0	_	1.3	-	ns
tgh	39	GLB Register Hold Time after Clock	3.6	-	4.5	-	6.0	_	ns
tgco	40	GLB Register Clock to Output Delay	_	1.6	_	2.0	_	2.7	ns
t gr	41	GLB Register Reset to Output Delay	-	2.0	-	2.5	-	3.3	ns
t ptre	42	GLB Product Term Reset to Register Delay	-	8.0	-	10.0	-	13.3	ns
t ptoe	43	GLB Product Term Output Enable to I/O Cell Delay	_	7.8	_	9.0	_	12.0	ns
t ptck	44	GLB Product Term Clock Delay	2.8	6.0	3.5	7.5	4.6	9.9	ns
ORP									
t orp	45	ORP Delay	-	2.4	-	2.5	-	3.3	ns
t orpbp	46	ORP Bypass Delay	-	0.4	_	0.5	_	0.7	ns

Internal Timing Parameters are not tested and are for reference only.
 Refer to Timing Model in this data sheet for further details.

3. The XOR Adjacent path can only be used by Hard Macros.



Internal Timing Parameters¹


PARAMETER	2س	# ² DESCRIPTION	-90		-8	30	-60		UNITS
FARAIVIETER				MAX.	MIN.	MAX.	MIN.	MAX.	
Outputs									
tob	47	Output Buffer Delay	-	2.4	-	3.0	-	4.0	ns
t oen	48	I/O Cell OE to Output Enabled	-	4.0	-	5.0	I	6.7	ns
t odis	49	I/O Cell OE to Output Disabled	-	4.0		5.0	-	6.7	ns
Clocks									
t gy0	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	3.6	3.6	4.5	4.5	6.0	6.0	ns
t gy1/2	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.8	4.4	3.5	5.5	4.6	7.3	ns
t gcp	52	Clock Delay, Clock GLB to Global GLB Clock Line	0.8	4.0	1.0	5.0	1.3	6.6	ns
t ioy2/3	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	2.8	4.4	3.5	5.5	4.6	7.3	ns
t iocp	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	0.8	4.0	1.0	5.0	1.3	6.6	ns
Global Re	set		-						
t gr	55	Global Reset to GLB and I/O Registers	_	8.2	-	9.0	_	12.0	ns

Internal Timing Parameters are not tested and are for reference only.
 Refer to Timing Model in this data sheet for further details.



Specifications ispLSI 1024

ispLSI Timing Model



1. Calculations are based upon timing specifications for the ispLSI 1024-80.




Maximum GRP Delay vs GLB Loads



Power Consumption

Power consumption in the ispLSI 1024 device depends ure 3 shows the relationship between power and operaton two primary factors: the speed at which the device is ing speed. operating, and the number of Product Terms used. Fig-

Figure 3. Typical Device Power Consumption vs fmax



ICC can be estimated for the ispLSI 1024 using the following equation:

I_{CC} = 42 + (# of PTs * 0.45) + (# of nets * Max. freq * 0.008) where: # of PTs = Number of Product Terms used in design # of nets = Number of Signals used in device Max. freq = Highest Clock Frequency to the device

The I_{CC} estimate is based on typical conditions ($V_{CC} = 5.0V$, room temperature) and an assumption of 2 GLB loads on average exists. These values are for estimates only. Since the value of I_{CC} is sensitive to operating conditions and the program in the device, the actual I_{CC} should be verified.

0127A-24-80-isp



Pin Description

NAME			nd JL MBE		TQFP	PIN	NUM	BERS	DESCRIPTION
$\begin{array}{c} /0\ 0\ -\ /0\ 3\\ /0\ 4\ -\ /0\ 7\\ /0\ 8\ -\ /0\ 11\\ /0\ 12\ -\ /0\ 15\\ /0\ 16\ -\ /0\ 19\\ /0\ 20\ -\ /0\ 23\\ /0\ 24\ -\ /0\ 27\\ /0\ 28\ -\ /0\ 35\\ /0\ 36\ -\ /0\ 39\\ /0\ 40\ -\ /0\ 43\\ /0\ 44\ -\ /0\ 47\\ \end{array}$	22, 26, 30, 37, 41, 45, 56, 60, 64, 3, 7, 11,	23, 27, 31, 38, 42, 46, 57, 61, 65, 4, 8, 12,	24, 28, 32, 39, 43, 47, 58, 62, 66, 5, 9, 13,	25, 29, 33, 40, 44, 48, 59, 63, 67, 6, 10, 14	19, 23, 31, 42, 46, 54, 69, 73, 81, 92, 96, 4,	20, 28, 32, 43, 47, 55, 70, 78, 82, 93, 97, 5,	21, 29, 33, 44, 56, 71, 79, 83, 94, 98, 6,	22, 30, 34, 45, 53, 57, 72, 80, 84, 95, 3, 7	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 4 - IN 5	2,	15			91,	8			Input - These pins are dedicated input pins to the device.
ispEN	19				16				Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI/IN 0 ¹	21				18				Input - This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 is also used as one of the two control pins for the isp state machine. It is a dedicated input pin when ispEN is logic high.
MODE/IN 3 ¹	55				68				Input - This pin performs two functions. When ispEN is logic low, it functions as pin to control the operation of the isp state machine. It is a dedicated input pin when ispEN is logic high.
SDO/IN 1 ¹	34				35				Output/Input - This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. It is a dedicated input pin when ispEN is logic high.
SCLK/IN 2 ¹	49				58			•	Input This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. It is a dedicated input pin when ispEN is logic high.
NC ²	_				1, 24, 38, 51, 74, 87,	2, 25, 39, 52, 75, 88,	12, 26, 49, 63 76, 99,	13, 27, 50, 64, 77 100	No Connect
RESET	20				17				Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	16				9				Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	54			C	67				Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	51				60				Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	50				59				Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
GND	1,	18,	35,	52	14, 61,	15, 62,		37, 90	Ground (GND)
VCC	17,	36,	53,	68	10, 65,	11, 66,	40, 85,	41, 86	V _{CC} Table 2 - 0002C-24

1. Pins have dual function capability.

2. NC pins are not to be connected to any active signals, Vcc or GND.



Pin Configuration

ispLSI 1024 68-Pin PLCC Pinout Diagram






Pin Configuration

ispLSI 1024 68-Pin JLCC Pinout Diagram





Part Number Description



Ordering Information

		CC	OMMERCIAL			
Family	f max (MHz)	tpd (ns)	Ordering Nun	nber	Packa	ge
	90	12	ispLSI 1024-9	OLJ	68-Pin P	LCC
	90	12	ispLSI 1024-9	OLT	100-Pin T	QFP
ion! SI	80	15	ispLSI 1024-8	spLSI 1024-80LJ		LCC
ispLSI	80	15	ispLSI 1024-80LT		100-Pin TQFP	
	60	20	ispLSI 1024-60LJ		68-Pin PLCC	
	60	20	ispLSI 1024-60LT		100-Pin TQFP	
			NDUSTRIAL			
Family	f max (MHz)	t pd (ns)	Ordering Num	nber	Packa	ge
ispLSI	60	20 ispLSI 1024-6		DLJI	68-Pin PLCC	
Тарсог	60	20	ispLSI 1024-60)LTI	100-Pin TQFP	
		Μ	IILITARY/883			
Family fmax (N	/Hz) t pd (ns)	Orde	ring Number	S	MD #	Packa
ispLSI 60	20	ispLSI ²	1024-60LH/883	5962-94	76101MXC	68-Pin Jl

Note: Lattice Semiconductor recognizes the trend in military device procurement towards using SMD compliant devices, as such, ordering by this number is recommended.

Table 2-0041A-24-isp