



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Dual-Core
Speed	200MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, LINbus, SCI, SPI, UART/USART
Peripherals	DMA, LVD, POR, Zipwire
Number of I/O	-
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 12b SAR, 16b Sigma-Delta
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=spc5743rk1mlq5">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=spc5743rk1mlq5</a>




Figure 2. Peripherals allocation

## 2 Package pinouts and signal descriptions

For package pinouts and signal descriptions, refer to the Reference Manual.

**Table 1. Absolute maximum ratings (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Value		Unit
			Min	Max	
$I_{INJA}$	Maximum DC injection current for analog pad	Per pin, applies to all analog pins	-5	5	mA
$I_{MAXSEG}^{10, 11}$	Maximum current per I/O segment	—	-120	120	mA
$T_{STG}$	Storage temperature range and non-operating times	—	-55	175	°C
STORAGE	Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range -40 °C to 60 °C	—	20	yrs
$T_{SDR}$	Maximum solder temperature <sup>12</sup> Pb-free package	—	—	260	°C
MSL	Moisture sensitivity level <sup>13</sup>	—	—	3	—

1. Voltage is referenced to  $V_{SS}$  unless otherwise noted.
2. Allowed 1.45 – 1.5 V for 60 seconds cumulative time at maximum  $T_J = 150$  °C, remaining time as defined in note -1 and note -1.
3. Allowed 1.375 – 1.45 V for 10 hours cumulative time at maximum  $T_J = 150$  °C, remaining time as defined in note -1.
4. 1.32 – 1.375 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.275 V at maximum  $T_J = 150$  °C.
5. Allowed 5.5 – 6.0 V for 10 hours cumulative time at maximum  $T_J = 150$  °C, remaining time at or below 5.0 V +10%.
6. Allowed 3.6 – 4.5 V for 10 hours cumulative time at maximum  $T_J = 150$  °C, remaining time at or below 3.3 V +10%. This is an internally regulated supply. Values given are for reference only.
7. The maximum input voltage on an I/O pin tracks with the associated I/P supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3V can be used for nominal calculations.
8. Relative value can be exceeded, if design measures are taken to ensure injection current limitation (parameters  $I_{INJD}$  and  $I_{INJA}$ ).
9.  $V_{DD\_HV\_IO}/V_{SS\_HV\_IO}$  refers to supply pins and corresponding grounds:  $V_{DD\_HV\_IO\_MAIN}$ ,  $V_{DD\_HV\_IO\_JTAG}$ ,  $V_{DD\_HV\_IO\_FEC}$ ,  $V_{DD\_HV\_IO\_MSC}$ .
10. Sum of all controller pins (including both digital and analog) must not exceed 200 mA. A  $V_{DD\_HV\_IO}$  power segment is defined as one or more GPIO pins located between two  $V_{DD\_HV\_IO}$  supply pins.
11. The average current values given in the "I/O pad current specifications" section should be used to calculate total I/O segment current.
12. Solder profile per IPC/JEDEC J-STD-020D.
13. Moisture sensitivity per JEDEC test method A112.

## 4 Electromagnetic Compatibility (EMC)

EMC measurements to IC-level IEC standards are available from Freescale on request.

## 5 Electrostatic discharge (ESD)

The following table describes the ESD ratings of the device.

**Table 15. XOSC External Oscillator electrical specifications  
(continued)**

Symbol	Parameter	Conditions		Value		Unit
				Min	Max	
			$f_{XTAL} \leq 40 \text{ MHz}$	12	43	
$V_{EXTAL}$	Oscillation Amplitude on the EXTAL pin after startup <sup>7</sup>	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$		0.5	1.6	V
$I_{XTAL}$	XTAL current <sup>7,8</sup>	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$		—	14	mA

1. The range is selectable by UTEST miscellaneous DCF clients XOSC\_LF\_EN and XOSC\_EN\_40MHZ.
2. This value is determined by the crystal manufacturer and board design.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.
5. This parameter is guaranteed by design rather than 100% tested.
6. See crystal manufacturer's specification for recommended load capacitor ( $C_L$ ) values. The external oscillator requires external load capacitors when operating from 8 MHz to 16 MHz. Account for on-chip stray capacitance ( $C_{S\_EXTAL}/C_{S\_XTAL}$ ) and PCB capacitance when selecting a load capacitor value. When operating at 20 MHz/40 MHz, the integrated load capacitor value is selected via S/W to match the crystal manufacturer's specification, while accounting for on-chip and PCB capacitance. The capacitance on "EXTAL" and "XTAL" by internal capacitance array is controlled by the XOSC LOAD CAP SEL field of the UTEST Miscellaneous DCF client. See the DCF Records chapter of the Reference Manual.
7. Amplitude on the EXTAL pin after startup is determined by the ALC block, i.e., the Automatic Level Control Circuit. The function of the ALC is to provide high drive current during oscillator startup, but reduce current after oscillation in order to reduce power, distortion, and RFI, and to avoid overdriving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.
8.  $I_{XTAL}$  is the oscillator bias current out on the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator. The current after oscillation is typically in the 2-3 mA range and is dependant on the load and series resistance of the crystal. Test circuit is shown in the figure below.


**Table 16. Selectable load capacitance**

load_cap_sel[4:0] from DCF record	Capacitance on EXTAL ( $C_{EXTAL}$ )/XTAL ( $C_{XTAL}$ ) <sup>1,2</sup> (pF)
00000	1.0
00001	2.0
00010	2.9
00011	3.8
00100	4.8
00101	5.7
00110	6.6
00111	7.5
01000	8.5
01001	9.4
01010	10.3
01011	11.2
01100	12.2
01101	13.1
01110	14.0

Table continues on the next page...

## 11.2 SAR ADC

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.



**Figure 10. ADC characteristics and error definitions**

## 11.2.1 Input equivalent circuit and ADC conversion characteristics




Figure 11. Input equivalent circuit

Table 19. ADC conversion characteristics

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
$f_{CK}$ <sup>2</sup>	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK <sup>3</sup> frequency.)	—	20	—	80	MHz
$f_s$	Sampling frequency	—	—	—	1.00	MHz
$t_{sample}$	Sample time <sup>4</sup>	—	250	—	—	ns
$t_{conv}$	Conversion time <sup>5</sup>	80 MHz	700	—	—	ns
$C_S$ <sup>6</sup>	ADC input sampling capacitance	—	—	3	5	pF
$C_{P1}$ <sup>6</sup>	ADC input pin capacitance 1	—	—	—	5	pF
$C_{P2}$ <sup>6</sup>	ADC input pin capacitance 2	—	—	—	0.8	pF
$R_{SW1}$ <sup>6</sup>	Internal resistance of analog source	$V_{REF}$ range = 4.5 to 5.5 V	—	—	0.3	k $\Omega$
		$V_{REF}$ range = 3.0 to 3.6 V	—	—	875	$\Omega$
$R_{AD}$ <sup>6</sup>	Internal resistance of analog source	—	—	—	825	$\Omega$
INL	Integral non-linearity	—	-2	—	2	LSB
DNL	Differential non-linearity	—	-1	—	1	LSB
OFS <sup>7</sup>	Offset error	—	-6	—	6	LSB
GEN <sup>7</sup>	Gain error	—	-6	—	6	LSB
Input (double ADC channel)	Max leakage	150 °C	—	—	300	nA

Table continues on the next page...

**Table 19. ADC conversion characteristics (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
SNR	Signal-to-noise ratio	$V_{REF} = 3.3\text{ V}$ , $F_{in} \leq 125\text{ kHz}$	66	—	—	dB
SNR	Signal-to-noise ratio	$V_{REF} = 5.0\text{ V}$ , $F_{in} \leq 125\text{ kHz}$	68	—	—	dB
THD	Total harmonic distortion	@ 125 kHz	65	70	—	dB
ENOB <sup>8</sup>	Effective number of bits	$F_{in} < 125\text{ kHz}$	10.5	—	—	bits
SINAD	Signal-to-noise and distortion	$F_{in} < 125\text{ kHz}$	$(6.02 \cdot ENOB) + 1.76$			dB
$TUE_{IS1WINJ}$	Total unadjusted error for IS1WINJ	Without current injection	-6	—	6	LSB
$TUE_{IS1WWINJ}$	Total unadjusted error for IS1WWINJ	Without current injection	-6	—	6	LSB
$I_{DD\_VDDA}$	Maximum operating current on VDDA	$T_j = 150^\circ\text{C}$ $VDD\_LV\_COR = 1.32\text{ V}$	—	3.7	5	mA
$I_{DD\_VDDR}$	Maximum operating current on VREF	$T_j = 150^\circ\text{C}$ $VDD\_LV\_COR = 1.32\text{ V}$	—	150	600	$\mu\text{A}$
$V_{BG\_REF}$ <sup>9</sup>	Band gap reference for self test	Trimmed, INPSAMP=0xFF	1.164	— <sup>10</sup>	1.236	V

1.  $V_{DD\_HV\_IO} = 3.3\text{ V}$  -5%,+10%,  $T_j = -40$  to  $+150^\circ\text{C}$ , unless otherwise specified, and analog input voltage from  $V_{AGND}$  to  $V_{AREF}$
2. SAR ADC performance is not guaranteed when IRC is used as clock source for PLL0 to generate SAR ADC clock.
3. AD\_CK clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC.
4. During the sample time the input capacitance  $C_S$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_{sample}$ . After the end of the sample time  $t_{sample}$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock  $t_{sample}$  depend on programming.
5. This parameter does not include the sample time  $t_{sample}$ , but only the time for determining the digital result and the time to load the result register with the conversion result.
6. See the above figure.
7. Subject to change with additional  $-40^\circ\text{C}$  characterization on final silicon version.
8. Below 4.5V, ENOB - 9.5b, THD- 60dB at  $F_{in} = 125\text{ kHz}$
9. Band gap reference only applies to Cut 2 silicon.
10. Minimum and maximum values are typical +/-3%

## NOTE

- For spec complaint operation, do not expose clock sources, including crystal oscillator, IRC, PLL0, and PLL1 on the CLKOUT pads while the SAR ADC is converting.
- The ADC performance specifications are not guaranteed if two or more ADCs simultaneously sample the same shared channel.

## 11.3 S/D ADC

The SD ADCs are Sigma Delta 16-bit analog-to-digital converters with 333 Ksps maximum output rate.

**Table 20. SDn ADC electrical specification (continued)**

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
SINAD <sub>DIFF150</sub>	Signal to Noise Distortion Ratio in differential mode 150 kps output rate	$4.5 < V_{DD\_HV\_ADV\_SD} < 5.5^7$ $V_{DD\_HV\_ADR\_D} = V_{DD\_HV\_ADV\_D}$ GAIN = 1 $T_J < 150\text{ }^{\circ}\text{C}$	72	—	—	dB
		$4.5 < V_{DD\_HV\_ADV\_SD} < 5.5^7$ $V_{DD\_HV\_ADR\_SD} =$ $V_{DD\_HV\_ADV\_SD}$ GAIN = 2 $T_J < 150\text{ }^{\circ}\text{C}$	72	—	—	
		$4.5 < V_{DD\_HV\_ADV\_SD} < 5.5^7$ $V_{DD\_HV\_ADR\_SD} =$ $V_{DD\_HV\_ADV\_SD}$ GAIN = 4 $T_J < 150\text{ }^{\circ}\text{C}$	69	—	—	
		$4.5 < V_{DD\_HV\_ADV\_SD} < 5.5^7$ $V_{DD\_HV\_ADR\_SD} =$ $V_{DD\_HV\_ADV\_SD}$ GAIN = 8 $T_J < 150\text{ }^{\circ}\text{C}$	68.8	—	—	
		$4.5 < V_{DD\_HV\_ADV\_SD} < 5.5^7$ $V_{DD\_HV\_ADR\_SD} =$ $V_{DD\_HV\_ADV\_SD}$ GAIN = 16 $T_J < 150\text{ }^{\circ}\text{C}$	64.8	—	—	
SINAD <sub>DIFF333</sub>	Signal to Noise Distortion Ratio in differential mode 333 kps output rate	$4.5 < V_{DD\_HV\_ADV\_SD} < 5.5^7$ $V_{DD\_HV\_ADR\_SD} =$ $V_{DD\_HV\_ADV\_SD}$ GAIN = 1 $T_J < 150\text{ }^{\circ}\text{C}$	66	—	—	dB
		$4.5 < V_{DD\_HV\_ADV\_SD} < 5.5^7$ $V_{DD\_HV\_ADR\_SD} =$ $V_{DD\_HV\_ADV\_SD}$ GAIN = 2 $T_J < 150\text{ }^{\circ}\text{C}$	66	—	—	
		$4.5 < V_{DD\_HV\_ADV\_SD} < 5.5^7$ $V_{DD\_HV\_ADR\_SD} =$ $V_{DD\_HV\_ADV\_SD}$	63	—	—	

Table continues on the next page...



Table 25. LFAST PLL electrical characteristics  
(continued)

Symbol	Parameter	Conditions	Value			Unit
			Min	Nominal	Max	
		Long term, $f_{RF\_REF} = 10\text{ MHz}$	-500	—	500	ps
$\Delta PER_{EYE}$	Output Eye Jitter (peak to peak) <sup>3</sup>	—	—	550	—	ps

- 1. The 640 MHz frequency is achieved with a 10 MHz or 20 MHz reference clock. With a 26 MHz reference, the VCO frequency is 624 MHz.
- 2. The time from the PLL enable bit register write to the start of phase locks is maximum 2 clock cycles of the peripheral bridge clock that is connected to the PLL on the device.
- 3. Measured at the transmitter output across a 100 Ohm termination resistor on a device evaluation board. Refer to the figure below.




Figure 16. LFAST output 'eye' diagram

15 Aurora LVDS electrical characteristics

The following table describes the Aurora LVDS electrical characteristics.

All Aurora electrical characteristics are valid from -40 °C to 150 °C.

All specifications valid for maximum transmit data rate  $F_{TX}$ .

### 16.1.4 Regulator example for the 2SCR574d transistor




Figure 19. Regulator example

### 16.1.5 Device voltage monitoring

The LVD/HVDs for the device and their levels are given in the following table. Voltage monitoring threshold definition is provided in the following figure.




Figure 20. Voltage monitor threshold definition

For  $V_{DD\_LV}$  levels, a maximum of 30 mV IR drop is incurred from the pin to all sinks on the die. For other LVD, the IR drop is estimated by multiplying the supply current by 0.5 ohm.

LVD is released after  $t_{VDRELEASE}$  temporization when upper threshold is crossed, LVD is asserted  $t_{VDASSERT}$  after detection when lower threshold is crossed.

HVD is released after  $t_{VDRELEASE}$  temporization when lower threshold is crossed, HVD is asserted  $t_{VDASSERT}$  after detection when upper threshold is crossed.

Table 29. Voltage monitor electrical characteristics

Symbol	Parameter	Conditions	Configuration			Value			Unit
			Trim bits	Mas k Opt.	Pow . Up	Min	Typ	Max	
POR085_c <sup>1</sup>	LV internal supply power on reset	Rising voltage (power up)	N/A	No	Enab	870	920	970	mV
		Falling voltage (power down)				850	900	950	

Table continues on the next page...

## AC specifications

1. Maximum usable frequency can be achieved if used with fastest configuration of the highest drive pads.
2. Maximum usable frequency does not take into account external device propagation delay.

### 18.2.1 DSPI master mode full duplex timing with CMOS and LVDS pads

The values presented in these sections are target values. A complete performance characterization of the pads (in all configuration combinations) is required before the final specifications can be released.

#### 18.2.1.1 DSPI CMOS master mode – classic timing

All output timing is worst case and includes the mismatching of rise and fall times of the output pads.


#### NOTE

In [Table 40](#), all output timing is worst case and includes the mismatching of rise and fall times of the output pads.


**Table 40. DSPI CMOS master classic timing (full duplex and output only) - MTFE = 0, CPHA = 0 or 1**

#	Symbol	Characteristic	Condition		Value <sup>1</sup>		Unit
			Pad drive <sup>2</sup>	Load (C <sub>L</sub> )	Min	Max	
1	t <sub>SCK</sub>	SCK cycle time	SCK drive strength				ns
			Very strong	25 pF	33.0	—	
			Strong	50 pF	80.0	—	
			Medium	50 pF	200.0	—	
2	t <sub>CSC</sub>	PCS to SCK delay	SCK and PCS drive strength				ns
			Very strong	25 pF	(N <sup>3</sup> × t <sub>SYS</sub> <sup>4</sup> ) - 16	—	
			Strong	50 pF	(N <sup>3</sup> × t <sub>SYS</sub> <sup>4</sup> ) - 16	—	
			Medium	50 pF	(N <sup>3</sup> × t <sub>SYS</sub> <sup>4</sup> ) - 16	—	
			PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	(N <sup>3</sup> × t <sub>SYS</sub> <sup>4</sup> ) - 29	—	
3	t <sub>ASC</sub>	After SCK delay	SCK and PCS drive strength				ns
			Very strong	PCS = 0 pF SCK = 50 pF	(M <sup>5</sup> × t <sub>SYS</sub> <sup>4</sup> ) - 35	—	
			Strong	PCS = 0 pF SCK = 50 pF	(M <sup>5</sup> × t <sub>SYS</sub> <sup>4</sup> ) - 35	—	
			Medium	PCS = 0 pF SCK = 50 pF	(M <sup>5</sup> × t <sub>SYS</sub> <sup>4</sup> ) - 35	—	
			PCS medium and SCK strong	PCS = 0 pF	(M <sup>5</sup> × t <sub>SYS</sub> <sup>4</sup> ) - 35	—	

Table continues on the next page...



**Figure 31. DSPI CMOS master mode – classic timing, CPHA = 1**



**Figure 32. DSPI PCS strobe ( $\overline{\text{PCSS}}$ ) timing (master mode)**

### 18.2.1.2 DSPI CMOS master mode – modified timing

All output timing is worst case and includes the mismatching of rise and fall times of the output pads.


#### NOTE

In [Table 41](#), all output timing is worst case and includes the mismatching of rise and fall times of the output pads.


**Table 41. DSPI CMOS master modified timing (full duplex and output only) - MTFE = 1, CPHA = 0 or 1**

#	Symbol	Characteristic	Condition		Value <sup>1</sup>		Unit
			Pad drive <sup>2</sup>	Load (C <sub>L</sub> )	Min	Max	
1	t <sub>SCK</sub>	SCK cycle time	SCK drive strength				ns
			Very strong	25 pF	33.0	—	
			Strong	50 pF	80.0	—	

Table continues on the next page...




**Figure 36. DSPI LVDS master mode – modified timing, CPHA = 0**



**Figure 37. DSPI LVDS master mode – modified timing, CPHA = 1**

#### 18.2.1.4 DSPI master mode – output only

For [Table 43](#) :



**Figure 40. DSPI Slave Mode - Modified transfer format timing (MFTE = 0/1) — CPHA = 1**

## 18.3 FEC timing

The FEC supports the 10/100 Mbps MII, 10/100 Mbps MII-lite, and the 10 Mbps-only 7-wire interface.

### 18.3.1 MII-lite receive signal timing (RXD[3:0], RX\_DV, RX\_ER, and RX\_CLK)

The receiver functions correctly up to a RX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX\_CLK frequency.

All timing specifications are referenced from RX\_CLK = 1.4 V to the valid input levels.

**Table 46. MII-lite receive signal timing**

Spec	Characteristic	Value		Unit
		Min	Max	
M1	RXD[3:0], RX_DV, RX_ER to RX_CLK setup	5	—	ns
M2	RX_CLK to RXD[3:0], RX_DV, RX_ER hold	5	—	ns
M3	RX_CLK pulse width high	35%	65%	RX_CLK period
M4	RX_CLK pulse width low	35%	65%	RX_CLK period

If you want the drawing for this package	Then use this document number
LQFP 144 PD	98ASS23177W
LQFP 176 PD	98ASS23479W
MAPBGA 252 PD	98ASA00468D
MAPBGA 292 ED	98ASA00261D

## 20 Thermal characteristics

The following tables describe the thermal characteristics of the device.

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

**Table 56. Thermal characteristics for the 144-pin LQFP package**

Rating	Conditions	Symbol	Value	Unit
Junction to Ambient Natural Convection <sup>1, 2</sup>	Single layer board (1s)	$R_{\theta JA}$	41.3	°C/W
Junction to Ambient Natural Convection <sup>1, 2, 3</sup>	Four layer board (2s2p)	$R_{\theta JA}$	33.0	°C/W
Junction to Ambient (@200 ft/min) <sup>1, 3</sup>	Single layer board (1s)	$R_{\theta JMA}$	32.4	°C/W
Junction to Ambient (@200 ft/min) <sup>1, 3</sup>	Four layer board (2s2p)	$R_{\theta JMA}$	26.7	°C/W
Junction to Board <sup>4</sup>	—	$R_{\theta JB}$	21.5	°C/W
Junction to Case <sup>5</sup>	—	$R_{\theta JC}$	7.0	°C/W
Junction to Package Top <sup>6</sup>	Natural Convection	$\psi_{JT}$	0.25	°C/W
Junction to Package Lead <sup>7</sup>	Natural Convection	$\psi_{JB}$	16.5	°C/W

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12.

**Table 57. Thermal characteristics for the 176-pin LQFP package**

Rating	Conditions	Symbol	Value	Unit
Junction to Ambient Natural Convection <sup>1, 2</sup>	Single layer board (1s)	$R_{\theta JA}$	49.9	°C/W
Junction to Ambient Natural Convection <sup>1, 2, 3</sup>	Four layer board (2s2p)	$R_{\theta JA}$	33.8	°C/W

*Table continues on the next page...*



7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12.

**Table 59. Thermal characteristics for the 252-pin MAPBGA package 16 removed balls: 12 central, 4 corner peripheral**

Rating	Conditions	Symbol	Value	Unit
Junction to Ambient Natural Convection <sup>1, 2, 3</sup>	Four layer board (2s2p)	$R_{\theta JA}$	23.8	°C/W
Junction to Board <sup>4</sup>	Four layer board (2s2p)	$R_{\theta JB}$	15.9	°C/W
Junction to Package Lead <sup>5</sup>	Natural Convection	$\Psi_{JB}$	4.8	°C/W

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- Per JEDEC JESD51-6 with the board horizontal.
- Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12.

## 20.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature,  $T_J$ , can be obtained from this equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

- $T_A$  = ambient temperature for the package (°C)
- $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)
- $P_D$  = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in the following equation as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

- $R_{\theta JA}$  = junction to ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )
- $R_{\theta JC}$  = junction to case thermal resistance ( $^{\circ}\text{C}/\text{W}$ )
- $R_{\theta CA}$  = case to ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using this equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

- $T_T$  = thermocouple temperature on top of the package ( $^{\circ}\text{C}$ )
- $\Psi_{JT}$  = thermal characterization parameter ( $^{\circ}\text{C}/\text{W}$ )
- $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## 21 Ordering information

**Table 60. Ordering information**

Part Number	Device Type	Flash/SRAM	Emulation RAM	Package	Frequency
SPC5746RK1MMT5	Sample PD <sup>1</sup>	4M / 256 KB	-	252 MAPBGA	200 MHz
SPC5745RK1MLU3	Sample PD	3M / 192 KB	-	176 LQFP	150 MHz
SPC5743RK1MLQ5	Sample PD	2M / 128 KB	-	144 LQFP	200 MHz
PPC5746R2K1MMZ5A	Sample ED <sup>2</sup>	4M / 256 KB	1 MB	292 MAPBGA	200 MHz

1. "PD" refers to a production device, orderable in quantity.

2. "ED" refers to an emulation device, orderable in limited quantities. An emulation device (ED) is for use during system development only and is not to be used in production. An ED is a Production PD chip combined with a companion chip to form an Emulation and Debug Device (ED) and includes additional RAM memory and debug features. EDs are provided

“as is” without warranty of any kind. In the event of a suspected ED failure, Freescale agrees to exchange the suspected failing ED from the customer at no additional charge, however Freescale will not analyze ED returns.

## 22 Revision history

**Table 61. Revision history**

Revision	Date	Description of changes
1	05/2013	Initial release.
2	12/2014	<p>Overall:</p> <ul style="list-style-type: none"> <li>• Editorial changes.</li> <li>• Removed the Classification columns in spec tables and removed statements that values need to be characterized.</li> <li>• In footnotes changed cross references to figures to static text.</li> </ul> <p>In section <a href="#">Block diagram</a> :</p> <ul style="list-style-type: none"> <li>• In <a href="#">Figure 1</a>, changed "AIPS Bridge 0/1" to "AIPS PBridge_0/1".</li> <li>• In <a href="#">Figure 2</a> : <ul style="list-style-type: none"> <li>• Changed figure title (was "Peripherals block diagram").</li> <li>• Changed "BAF" to "BAR".</li> <li>• Added PBRIDGE_1, EIM, XBAR, and PBRIDGE_0.</li> </ul> </li> </ul> <p>In section <a href="#">Introduction</a>, removed section "Parameter classification".</p> <p>In section <a href="#">Absolute maximum ratings</a>, <a href="#">Table 1</a> :</p> <ul style="list-style-type: none"> <li>• VDD_HV_IO_FEC spec: removed row for "Using Ethernet Reference to VSS" condition.</li> <li>• Corrected "VIDD_HV_IO_MSC" to "VDD_HV_IO_MSC".</li> <li>• Add parameter IIO MAX.</li> <li>• Deleted I MAXSEG parameter.</li> </ul> <p>In section <a href="#">Operating conditions</a> :</p> <ul style="list-style-type: none"> <li>• Deleted sentence "The ranges in this table are design targets..."</li> <li>• Added a NOTE that all power supplies need to be powered up.</li> <li>• In <a href="#">Table 3</a> : <ul style="list-style-type: none"> <li>• Removed VDD_HV_FL A.</li> <li>• Changed minimum voltage of VDD_HV_ADV_SD.</li> <li>• Modified footnote for S/D ADC supply voltage.</li> <li>• Modified footnote for SAR ADC supply voltage.</li> <li>• Modified VRAMP spec to two separate specs for "VRAMP_VDD_LV" and "VRAMP_VDD_HV_IO_MAIN, VRAMP_VDD_HV_PMC".</li> </ul> </li> </ul> <p>In section <a href="#">DC electrical specifications</a> :</p> <ul style="list-style-type: none"> <li>• Removed the statement that the ranges are design targets.</li> <li>• In <a href="#">Table 5</a> : <ul style="list-style-type: none"> <li>• Modified I<sub>DD_LV</sub> to show specs depending on device model. Modified footnote.</li> <li>• Removed the "PMC only" row of the IDD_HV_PMC "internal core reg bypassed" spec.</li> <li>• Removed IDD_MAIN_CORE_AC.</li> <li>• Removed IDD_LKSTP_AC.</li> <li>• Changed I<sub>DDSTBY_ON</sub> value at 40 °C.</li> <li>• Changed I<sub>DDSTBY_REG</sub> parameter to "32 KB RAM Standby Regulator Current" (was "Standby Leakage Current"); changed condition to "V<sub>DDSTBY</sub> @ 1.2 V to 5.9 V, T<sub>j</sub> = 150C" (was "V<sub>DDSTBY</sub> @ 1.3 V...")</li> <li>• Removed IDDOFF.</li> <li>• Added IDD_BD_STBY.</li> <li>• Added IVDDA.</li> </ul> </li> </ul>

*Table continues on the next page...*

**Table 61. Revision history (continued)**

Revision	Date	Description of changes
		In section <a href="#">Ordering information</a> table "Ordering Information", changed Part Numbers for the 176 LQFP PD and the ED.
5	10/2016	<p>Editorial updates.</p> <p>In section <a href="#">Operating conditions</a> table "Device operating conditions" added footnote to <math>V_{DD\_HV\_IO\_JTAG}</math>.</p> <p>In section <a href="#">Input pad specifications</a> table "I/O input DC electrical characteristics" for <math>I_{LKG}</math> added condition "<math>V_{SS} &lt; V_{IN} &lt; V_{DD\_HV\_IO}</math>".</p> <p>In section <a href="#">ADC input description</a> table "Analog Input Leakage and Pull-Up/Down DC electrical characteristics" for <math>ILK\_AD</math> added conditions "<math>V_{SS\_HV\_ADV\_SAR} &lt; V_{IN} &lt; V_{DD\_HV\_ADV\_SAR}</math>" and "<math>V_{SS\_HV\_ADV\_SD} &lt; V_{IN} &lt; V_{DD\_HV\_ADV\_SD}</math>".</p> <p>In section <a href="#">Recommended power transistors</a> table "Recommended operating characteristics" for <math>I_{CMaxDC}</math> changed the parameter from "Minimum peak collector current" to "Maximum DC collector current".</p> <p>In section <a href="#">SAR ADC</a> table "ADC conversion characteristics":</p> <ul style="list-style-type: none"> <li>• Removed the condition for <math>t_{sample}</math>.</li> <li>• Removed the Min and added the formula <math>(6.02 \cdot ENOB) + 1.76</math> for SINAD.</li> <li>• Changed the Min value from 650 to 700 for <math>t_{conv}</math>.</li> </ul> <p>In section <a href="#">S/D ADC</a> table "SDn ADC electrical specification":</p> <ul style="list-style-type: none"> <li>• Removed <math>Z_{IN}</math> specification</li> <li>• Added <math>Z_{DIFF}</math>, <math>Z_{CM}</math>, and <math>\Delta V_{INTCM}</math> specifications</li> <li>• For <math>R_{BIAS}</math>: <ul style="list-style-type: none"> <li>• Changed Parameter description from "Bias resistance" to "Bare bias resistance"</li> <li>• Changed Min from 100 k<math>\Omega</math> to 110 k<math>\Omega</math></li> <li>• Changed Typ from 125 k<math>\Omega</math> to 144 k<math>\Omega</math></li> <li>• Changed Max from 160 k<math>\Omega</math> to 180 k<math>\Omega</math></li> </ul> </li> </ul> <p>In section <a href="#">Flash memory AC timing specifications</a> table "Flash memory AC timing specifications" for <math>t_{psus}</math>:</p> <ul style="list-style-type: none"> <li>• Changed Typical from 7 <math>\mu s</math> plus four system clock periods to 9.4 <math>\mu s</math> plus four system clock periods</li> <li>• Changed Max from 9.1 <math>\mu s</math> plus four system clock periods to 11.5 <math>\mu s</math> plus four system clock periods</li> </ul>

**How to Reach Us:****Home Page:**[nxp.com](http://nxp.com)**Web Support:**[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and  $\mu$ Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2013–2016 NXP B.V.

Document Number MPC5746R  
Revision 5, 10/2016

