
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	28
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, HLVD, POR, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	28-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zlr16300p2816cr53w9

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



List of Tables

Table 1.	Revision History of this Document iii
Table 2.	Features
Table 3.	Power Connections
Table 4.	20-Pin DIP/SOIC/SSOP Pin Identification
Table 5.	28-Pin DIP/SOIC/SSOP Pin Identification
Table 6.	Capacitance
Table 7.	DC Characteristics
Table 8.	AC Characteristics 11
Table 9.	Port 3 Pin Function Summary 16
Table 10.	CTR1(0D)01h T8 and T16 Common Functions 28
Table 11.	Interrupt Types, Sources, and Vectors 45
Table 12.	IRQ Register 45
Table 13.	SMR2(F)0DH:Stop Mode Recovery Register 2* 51
Table 14.	Stop Mode Recovery Source 53
Table 15.	Watch-Dog Timer Time Select 56
Table 16.	ROM Selectable Options 57

Crimzon[™]ZLR16300 Product Specification



- Mask options
 - Port 0: 0–3 pull-ups
 - Port 0: 4-7 pull-ups
 - Port 2: 0-7 pull-ups
 - Port 3: 0–3 pull-ups
 - Watch-Dog Timer at Power On Reset

General Description

The CrimzonTM ZLR16300 is a ROM-based member of the MCU family of general purpose microcontrollers. With 1KB to 16KB of program memory and 237B of general purpose RAM, ZiLOG[®]'s CMOS microcontrollers offer fast-executing, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, automated pulse generation/reception, and internal key-scan pull-up transistors.

The CrimzonTM ZLR16300 architecture (Figures 1 and 2) is based on ZiLOG[®]'s 8bit microcontroller core with an Expanded Register File allowing access to register-mapped peripherals, input/output (I/O) circuits, and powerful counter/timer circuitry. The Z8[®] core offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, automotive, computer peripheral, and battery-operated hand-held applications.

There are three basic address spaces available to support a wide range of configurations: Program Memory, Register File and Expanded Register File. The register file is composed of 256B of RAM. It includes three I/O port registers, 16 control and status registers, and 237 general-purpose registers. The Expanded Register File consists of two additional register groups (F and D).

To unburden the program from coping with such real-time problems as generating complex waveforms or receiving and demodulating complex waveform/pulses, the CrimzonTM ZLR16300 offers a new intelligent counter/timer architecture with 8-bit and 16-bit counter/timers (see Figure 2). Also included are a large number of user-selectable modes and two on-board comparators to process analog signals with separate reference voltages.

Power connections use the conventional descriptions listed in Table 2.

Connection	Circuit	Device	Device	
Power	V _{CC}	V _{DD}		
Ground	GND	V _{SS}		

Table 2. Power Connections





				т
P25 □	1	\bigcirc	28	□ P24
P26 □	2		27	□ P23
P27 🗖	3		26	🗆 P22
P04 🗖	4		25	🗆 P21
P05 🗖	5		24	🗆 P20
P06 🗖	6	28-Pin	23	🗖 P03
P07 🗖	7	PDIP	22	⊐v _{ss}
V _{DD} ⊏	8	SOIC SSOP	21	□ P02
XTAL2	9	550P	20	P 01
XTAL1 □	10		19	🗆 P00
P31 🗖	11		18	Pref1/P30
P32 🗖	12		17	🗆 P36
P33 🗖	13		16	🖵 P37
P34 🗖	14		15	□ P35
				4

Figure 4. 28-Pin DIP/SOIC/SSOP Pin Configuration

Pin	Symbol	Direction	Description	
1-3	P25-P27	P25-P27 Input/Output Port 2, Bits 5,6,7		
4-7	P04-P07	Input/Output	Port 0, Bits 4,5,6,7	
8	V _{DD}		Power supply	
9	XTAL2	Output	Crystal, oscillator clock	
10	XTAL1	Input	Crystal, oscillator clock	
11–13	P31-P33	Input	Port 3, Bits 1,2,3	
14	P34	Output	Port 3, Bit 4	
15	P35	Output	Port 3, Bit 5	
16	P37	Output	Port 3, Bit 7	
17	P36	Output	Port 3, Bit 6	
18	Pref1	Input	Analog ref input; connect to V _{CC} if not used	
			Port 3 Bit 0	
19-21	P00-P02	Input/Output	Port 0, Bits 0,1,2	
22	V _{SS}		Ground	
23	P03	Input/Output	Port 0, Bit 3	
24-28	P20-P24	Input/Output	Port 2, Bits 0-4	

Table 4. 28-Pin DIP/SOIC/SSOP Pin Identification

Absolute Maximum Ratings

Stresses greater than those listed in Table 5 might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at

9

			T _A = 0°C	to +70°C				
Symbol	Parameter	V _{cc}	Min	Typ(7)	Max	Units	Conditions	Notes
I _{CC1}	Standby Current	2.0 V		0.5	1.6	mA	V _{IN} = 0V, Clock at 8.0MHz	1, 2, 6
001	(HALT Mode)	3.6 V		0.8	2.0	mA	Same as above	1, 2, 6
I _{CC2}	Standby Current	2.0 V		1.2	8	μΑ	V _{IN} = 0 V, V _{CC} WDT is not Runnin	g 3
	(STOP Mode)	3.6 V		1.4	10	μA	Same as above	3
		2.0 V		3.5	20	μA	V _{IN} = 0 V, V _{CC} WDT is Running	3
		3.6 V		6.5	30	μA	Same as above	3
I _{LV}	Standby Current (Low Voltage)			0.8	6	μA	Measured at 1.3V	4
V _{BO}	V _{CC} Low Voltage			1.8	2.0	V	8MHz maximum	
20	Protection						Ext. CLK Freq.	
V _{LVD}	Vcc Low Voltage			2.4		V		
210	Detection							
V _{HVD}	Vcc High Voltage			2.7		V		
	Detection							

Table 7. DC Characteristics (Continued)

Notes:

1. All outputs unloaded, inputs at rail.

2. CL1 = CL2 = 100 pF.

3. Oscillator stopped.

4. Oscillator stops when V_{CC} falls below V_{BO} limit. 5. It is strongly recommended to add a filter capacitor (minimum 0.1 μ F), physically close to VDD and V_{SS} pins if operating voltage fluctuations are anticiipated, such as those resulting from driving an IR LED.

6. Comparators and Timers are on. Interrupt disabled.

7. Typical vales shown are at 25 degrees C.






Figure 7. Port 0 Configuration

Port 2 (P27–P20)

Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port (see Figure 8). These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs.

Port 2 also has an 8-bit input OR and AND gate, which can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in Demodulation mode.



Timers

T8_Capture_HI—HI8(0D)0Bh

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

Field	Bit Position		Description	
T8_Capture_HI	[7:0]	R/W	Captured Data - No Effect	

T8_Capture_LO—L08(0D)0Ah

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

Field	Bit Position		Description	
T8_Capture_L0	[7:0]	R/W	Captured Data - No Effect	

T16_Capture_HI—HI16(0D)09h

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the MS-Byte of the data.

Field	Bit Position		Description	
T16_Capture_HI	[7:0]	R/W	Captured Data - No Effect	

T16_Capture_LO—L016(0D)08h

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the LS-Byte of the data.

Field	Bit Position	Description
T16_Capture_LO	[7:0]	R/W Captured Data - No Effect

Counter/Timer2 MS-Byte Hold Register—TC16H(0D)07h

Field	Bit Position		Description
T16_Data_HI	[7:0]	R/W	Data



Field	Bit Position		Value	Description
T16_Enable	7	R	0*	Counter Disabled
			1	Counter Enabled
		W	0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6	R/W		Transmit Mode
			0	Modulo-N
			1	Single Pass
				Demodulation Mode
			0	T16 Recognizes Edge
			1	T16 Does Not Recognize
				Edge
Time_Out	5	R	0**	No Counter Timeout
			1	Counter Timeout
				Occurred
		W	0	No Effect
			1	Reset Flag to 0
T16 _Clock	43	R/W	00**	SCLK
			01	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0**	Disable Data Capture Int.
			1	Enable Data Capture Int.
Counter_INT_Mask	1-	R/W	0*	Disable Timeout Int.
				Enable Timeout Int.
P35_Out	0	R/W	0*	P35 as Port Output
—			1	T16 Output on P35

Table 12. CTR2(0D)02h: Counter/Timer16 Control Register

Note:

*Indicates the value upon Power-On Reset.

** Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

T16_Enable

This field enables T16 when set to 1.

Single/Modulo-N

In Transmit Mode, when set to 0, the counter reloads the initial value when it reaches the terminal count. When set to 1, the counter stops when the terminal count is reached.



Note: The letter h denotes hexadecimal values.

Transition from 0 to FFh is not a timeout condition.

 \triangle

Caution: Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur. See Figure 18 and Figure 19.




Figure 18. T8_OUT in Single-Pass Mode




Figure 19. T8_OUT in Modulo-N Mode


T8 Demodulation Mode

The user must program TC8L and TC8H to FFh. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put into LO8; if it is a negative edge, data is put into HI8. From that point, one of the

Crimzon[™]ZLR16300 Product Specification



Caution: Do not load these registers at the time the values are to be loaded into the counter/timer to ensure known operation. An initial count of 1 is not allowed. An initial count of 0 causes T16 to count from 0 to FFFFh to FFFFh. Transition from 0 to FFFFh is not a timeout condition.








Figure 24. T16_OUT in Modulo-N Mode

T16 Demodulation Mode

The user must program TC16L and TC16H to FFh. After T16 is enabled, and the first edge (rising, falling, or both depending on CTR1 D5; D4) is detected, T16 captures HI16 and LO16, reloads, and begins counting.

If D6 of CTR2 Is 0

When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current count in T16 is complemented and put into HI16 and LO16. When data is captured, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt is generated if enabled (CTR2, D2). T16 is loaded with FFFFh and starts again.

This T16 mode is generally used to measure space time, the length of time between bursts of carrier signal (marks).



If D6 of CTR2 Is 1

T16 ignores the subsequent edges in the input signal and continues counting down. A timeout of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1, D5; D4), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt timeout can be generated if enabled (CTR2 D1).

Ping-Pong Mode

This operation mode is only valid in Transmit Mode. T8 and T16 must be programmed in Single-Pass mode (CTR0, D6; CTR2, D6), and Ping-Pong mode must be programmed in CTR1, D3; D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8_OUT is set to this initial value (CTR1, D1). According to T8_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16_OUT then switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the ping-pong operation, write 00 to bits D3 and D2 of CTR1. See Figure 25.

Note: Enabling ping-pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status flags before instituting this operation.




p Mode
pipeline t Mode

Port Configuration Register

The Port Configuration (PCON) register (Figure 29) configures the comparator output on Port 3. It is located in the expanded register file at Bank F, location 00.

PCON (0F) 00H



* Default setting after reset

Figure 29. Port Configuration Register (PCON) (Write Only)

Comparator Output Port 3 (D0)

Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

Port 0 Output Mode (D2)

Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.






Figure 31. SCLK Circuit

Stop-Mode Recovery Register 2—SMR2(0F)0DH

Table 16 lists and describes the fields for this register.

Field	Bit Position		Value	Description
Reserved	7		0	Reserved (Must be 0)
Recovery Level	-6	W	0†	Low
-			1	High
Reserved	5		0	Reserved (Must be 0)
Source	432	W	000†	A. POR Only
			001	B. NAND of P23–P20
			010	C. NAND of P27–P20
			011	D. NOR of P33–P31
			100	E. NAND of P33–P31
			101	F. NOR of P33–P31, P00, P07
			110	G. NAND of P33–P31, P00, P07
			111	H. NAND of P33–P31, P22–P20
Reserved	10		00	Reserved (Must be 0)

Table 16. SMR2(F)0DH:Stop Mode Recovery Register 2*

Notes:

* Port pins configured as outputs are ignored as an SMR recovery source.

[†] Indicates the value at Power-On Reset

Stop-Mode Recovery Source (D2, D3, and D4)

These three bits of the SMR specify the wake-up source of the Stop recovery (Figure 32 and Table 17).

Crimzon[™]ZLR16300 Product Specification






Figure 32. Stop Mode Recovery Source

CrimzonTMZLR16300 Product Specification



Table 17. Stop Mode Recovery Source

SMR:432 Operation			Operation		
D4	D3	D2	Description of Action		
0	0	0	POR and/or external reset recovery		
0	0	1	Reserved		
0	1	0	P31 transition		
0	1	1	P32 transition		
1	0	0	P33 transition		
1	0	1	P27 transition		
1	1	0	Logical NOR of P20 through P23		
1	1	1	Logical NOR of P20 through P27		

Note: Any Port 2 bit defined as an output drives the corresponding input to the default state. This condition allows the remaining inputs to control the AND/OR function. Refer to SMR2 register on page 54 for other recover sources.

Stop Mode Recovery Delay Select (D5)

This bit, if Low, disables the T_{POR} delay after Stop Mode Recovery. The default configuration of this bit is 1. If the "fast" wake up is selected, the Stop Mode Recovery source must be kept active for at least 10 TpC.

Note: This bit must be set to 1 if using a crystal or resonator clock source. The T_{POR} delay allows the clock source to stabilize before executing instructions.

Stop Mode Recovery Edge Select (D6)

A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the CrimzonTM ZLR16300 from Stop Mode. A 0 indicates Low level recovery. The default is 0 on POR.

Cold or Warm Start (D7)

This bit is read only. It is set to 1 when the device is recovered from Stop Mode. The bit is set to 0 when the device reset is other than Stop Mode Recovery (SMR).

Crimzon[™]ZLR16300 Product Specification



Stop Mode Recovery Register 2 (SMR2)

This register determines the mode of Stop Mode Recovery for SMR2 (Figure 33).

SMR2 (0F) DH

D7	D6	D5	D4	D3	D2	D1	D0	
								 Reserved (Must be 0) Reserved (Must be 0) Stop-Mode Recovery Source 2 000 POR Only * 001 NAND P20, P21, P22, P23 010 NAND P20, P21, P22, P23, P24, P25, P26, P27 011 NOR P31, P32, P33 100 NAND P31, P32, P33, P00, P07 110 NAND P31, P32, P33, P00, P07 111 NAND P31, P32, P33, P20, P21, P22 Reserved (Must be 0) Recovery Level * * 0 Low * 1 High
								1 High ——Reserved (Must be 0)

Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

* Default setting after reset * * At the XOR gate input

Figure 33. Stop Mode Recovery Register 2 ((0F) DH:D2–D4, D6 Write Only)

If SMR2 is used in conjunction with SMR, either of the specified events causes a Stop Mode Recovery.



Note: Port pins configured as outputs are ignored as an SMR or SMR2 recovery source. For example, if the NAND or P23–P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23–P21) form the NAND equation.






Table 18. Watch-Dog Timer Time Select

D1	D0	Timeout of Internal RC-Oscillator
0	0	10 ms min.
0	1	20 ms min.
1	0	40 ms min.
1	1	160 ms min.

WDTMR During Halt (D2)

This bit determines whether or not the WDT is active during Halt Mode. A 1 indicates active during Halt. The default is 1. See Figure 35.



* CLR1 and CLR2 enable the WDT/POR and 18 Clock Reset timers respectively upon a Low-to-High input translation.

Figure 35. Resets and WDT





CTR0 (0D) 00H D4 D7 D6 D5 D3 D2 D1 D0 0 P34 as Port Output * 1 Timer8 Output 0 Disable T8 Timeout Interrupt** 1 Enable T8 Timeout Interrupt 0 Disable T8 Data Capture Interrupt** 1 Enable T8 Data Capture Interrupt 00 SCLK on T8** 01 SCLK/2 on T8 10 SCLK/4 on T8 11 SCLK/8 on T8 R 0 No T8 Counter Timeout** R 1 T8 Counter Timeout Occurred W 0 No Effect W 1 Reset Flag to 0 0 Modulo-N* 1 Single Pass R 0 T8 Disabled * R 1 T8 Enabled W 0 Stop T8 W 1 Enable T8

* Default setting after reset.

** Default setting after Reset. Not reset with a Stop Mode recovery

Figure 36. TC8 Control Register ((0D) 00H: Read/Write Except Where Noted)



LVD (0D) 0CH D3 D2 D7 D6 D5 D4 D1 D0 Voltage Detection 0: Disable * 1: Enable LVD Flag (Read only) 0: LVD flag reset * 1: LVD flag set HVD Flag (Read only) 0: HVD flag reset * 1: HVD flag set Reserved (Must be 0) * Default setting after reset.





Expanded Register File Control Registers (0F)

The expanded register file control registers (0F) are depicted in Figures 41 through Figure 54.














Figure 55. 20-Pin DIP Package Diagram



CONTROLLING DIMENSIONS : INCH



MILLIMETER INCH SYMBOL мах MIN MAX MIN 2.40 2.65 .094 .104 А A1 0.10 0.30 .004 .012 A2 2.24 2.44 .088 .096 в 0.36 0.46 .014 .018 0.23 0.30 .012 С .009 D 12.60 12.95 496 .510 Е 7.40 7.60 .291 .299 e 1.27 BSC .050 BSC н 10.00 10.65 .419 394 0.30 h 0.40 .012 .016 0.60 L 1.00 .024 .039 0.97 Q1 1.07 .038 .042

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.



PS021410-0605

Crimzon[™] ZLR16300 Product Specification



TC16L(0D)06h 26 TC8 control 58 TC8H(0D)05h 26 TC8L(0D)04h 26 TC8L(D)04h 26 voltage detection 63 watch-dog timer 67 register description counter/timer2 LS-Byte hold 26 counter/timer2 MS-Byte hold 25 counter/timer8 control 26 counter/timer8 High hold 26 counter/timer8 Low hold 26 CTR2 counter/timer 16 control 30 T16 capture LO 25 T8 and T16 common functions 28 T8 Capture HI 25 T8 capture LO 25 register file 23 expanded 20 register pointer 22 detail 24 resets and WDT 56

S

SCLK circuit 51 single/modulo-N 27, 31 single-pass mode T16_OUT 40 T8_OUT 36 stack 24 standard test conditions 7 standby modes 1 stop instruction, counter/timer 47 stop mode recovery 2 register 54 source 52 stop mode recovery 2 54 stop mode recovery 2 54

Т

T 16 clock 32 T16 enable 31 T16 initial out/falling edge 30 T16 transmit mode 39 T16 capture HI 25 T8 and T16 common functions 27 t8 clock 27 T8 enable 27 T8 intiial out/rising edge 30 T8 transmit mode 33 T8/T16 logic/edge detect 30 T8 Capture HI 25 test conditions, standard 7 test load diagram 7 time_out 32 timeout 27 timers counter/timer2 LS-byte hold 26 counter/timer2 MS-byte hold 25 counter/timer8 high hold 26 counter/timer8 low hold 26 CTR0 counter/timer8 control 26 T16 Capture HI 25 T16 Capture LO 25 T8 Capture HI 25 T8 Capture LO 25 timing diagram, AC 10 transmit mode flowchart 34 transmit submode/glitch filter 30

V

VCC 5 voltage brown-out/standby 57 detection and flags 58 voltage detection register 63