

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, IR, POR, PWM, WDT
Number of I/O	26
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 18x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN
Supplier Device Package	28-UFQFPN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l151g2u6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Contents

1	Intro	duction
2	Desc	ription
	2.1	Device overview
	2.2	Ultra-low-power continuum
3	Func	tional overview
	3.1	Low-power modes
	3.2	Central processing unit STM8 15
		3.2.1 Advanced STM8 Core
		3.2.2 Interrupt controller
	3.3	Reset and supply management 17
		3.3.1 Power supply scheme
		3.3.2 Power supply supervisor
		3.3.3 Voltage regulator
	3.4	Clock management
	3.5	Low power real-time clock 19
	3.6	Memories
	3.7	DMA 20
	3.8	Analog-to-digital converter 20
	3.9	Ultra-low-power comparators 20
	3.10	System configuration controller and routing interface
	3.11	Touch sensing
	3.12	Timers
		3.12.1 16-bit general purpose timers
		3.12.2 8-bit basic timer
	3.13	Watchdog timers
		3.13.1 Window watchdog timer
		3.13.2 Independent watchdog timer
	3.14	Beeper
	3.15	Communication interfaces 23
		3.15.1 SPI



## 2.1 Device overview

Feat	ures	STM8L151F3	STM8L151G3	STM8L151K3/ STM8L151C3	STM8L151F2	STM8L151G2	STM8L151K2/ STM8L151C2					
Flash (Kby	/te)		8	<u>.</u>		4	<u>.</u>					
Data EEP (byte)	ROM			25	56							
RAM (Kby	te)				1							
Timers	Basic				1 bit)							
Timers	General purpose		2 (16-bit)									
Commun	SPI		1									
-ication	I2C											
interfaces	USART			ŕ	1							
GPIOs		18 <sup>(1)</sup>	26 <sup>(1)</sup>	30 <sup>(2)</sup> /41 <sup>(1)(2)</sup>	18 <sup>(1)</sup>	26 <sup>(1)</sup>	30 <sup>(2)</sup> /41 <sup>(1)(2)</sup>					
12-bit synd ADC (num channels)		1 (10)	1 (18)	1 (23/28) <sup>(3)</sup>	1 (10)	1 (18)	1 (23/28) <sup>(3)</sup>					
Comparate (COMP1/0				2	2							
Others		16-MF		indow watchdog, nternal RC, 1- to			scillator					
CPU frequ	iency			16 N	MHz							
Operating	voltage		1.8 to 3.6	√ (down to 1.65 ∖ 1.65 to 3.6 V	✓ at power-down without BOR	n) with BOR						
Operating temperature - 40 to +85 °C / - 40 to +						2						
Packages		TSSOP20 UFQFPN20	UFQFPN28	UFQFPN32 LQFP48	TSSOP20 UFQFPN20	UFQFPN28	UFQFPN32 LQFP48					

Table 1. Low-densit	y STM8L151x2/3 lov	v power device features	and peripheral counts
---------------------	--------------------	-------------------------	-----------------------

 The number of GPIOs given in this table includes the NRST/PA1 pin but the application can use the NRST/PA1 pin as general purpose output only (PA1).

2. 26 GPIOs in the STM8L151K3 and 40 GPIOs in the STM8L151C3.

3. 22 channels in the STM8L151K3 and 28 channels in the STM8L151C3.

## 3.1 Low-power modes

The low-density STM8L151x2/3 devices support five low power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- Wait mode: The CPU clock is stopped, but selected peripherals keep running. An internal or external interrupt or a Reset can be used to exit the microcontroller from Wait mode (WFE or WFI mode). Wait consumption: refer to *Table 20*.
- Low power run mode: The CPU and the selected peripherals are running. Execution is done from RAM with a low speed oscillator (LSI or LSE). Flash and data EEPROM are stopped and the voltage regulator is configured in ultra-low-power mode. The microcontroller enters Low power run mode by software and can exit from this mode by software or by a reset.

All interrupts must be masked. They cannot be used to exit the microcontroller from this mode. Low power run mode consumption: refer to *Table 21*.

- Low power wait mode: This mode is entered when executing a Wait for event in Low power run mode. It is similar to Low power run mode except that the CPU clock is stopped. The wakeup from this mode is triggered by a Reset or by an internal or external event (peripheral event generated by the timers, serial interfaces, DMA controller (DMA1), comparators and I/O ports). When the wakeup is triggered by an event, the system goes back to Low power run mode. All interrupts must be masked. They cannot be used to exit the microcontroller from this mode. Low power wait mode consumption: refer to Table 22.
- Active-halt mode: CPU and peripheral clocks are stopped, except RTC. The wakeup can be triggered by RTC interrupts, external interrupts or reset. Active-halt consumption: refer to *Table 23* and *Table 24*.
- Halt mode: CPU and peripheral clocks are stopped, the device remains powered on. The RAM content is preserved. The wakeup is triggered by an external interrupt or reset. A few peripherals have also a wakeup from Halt capability. Switching off the internal reference voltage reduces power consumption. Through software configuration it is also possible to wake up the device without waiting for the internal reference voltage wakeup time to have a fast wakeup time of 5 µs. Halt consumption: refer to *Table 25*.

## 3.2 Central processing unit STM8

### 3.2.1 Advanced STM8 Core

The 8-bit STM8 core is designed for code efficiency and performance with an Harvard architecture and a 3-stage pipeline.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing, and 80 instructions.



## 3.6 Memories

The low-density STM8L151x2/3 devices have the following main features:

- Up to 1 Kbyte of RAM
- The non-volatile memory is divided into three arrays:
  - Up to 8 Kbyte of low-density embedded Flash program memory
  - 256 byte of data EEPROM
  - Option bytes.

The EEPROM embeds the error correction code (ECC) feature.

The option byte protects part of the Flash program memory from write and readout piracy.

## 3.7 DMA

A 4-channel direct memory access controller (DMA1) offers a memory-to-memory and peripherals-from/to-memory transfer capability. The 4 channels are shared between the following IPs with DMA capability: ADC1, I2C1, SPI1, USART1, the three Timers.

## 3.8 Analog-to-digital converter

- 12-bit analog-to-digital converter (ADC1) with 25 channels (including 1 fast channel), temperature sensor and internal reference voltage
- Conversion time down to 1  $\mu$ s with f<sub>SYSCLK</sub>= 16 MHz
- Programmable resolution
- Programmable sampling time
- Single and continuous mode of conversion
- Scan capability: automatic conversion performed on a selected group of analog inputs
- Analog watchdog
- Triggered by timer
- Note: ADC1 can be served by DMA1.

## 3.9 Ultra-low-power comparators

The low-density STM8L151x2/3 embed two comparators (COMP1 and COMP2) sharing the same current bias and voltage reference. The voltage reference can be internal or external (coming from an I/O).

- One comparator with fixed threshold (COMP1).
- One comparator rail to rail with fast or slow mode (COMP2). The threshold can be one of the following:
  - External I/O
  - Internal reference voltage or internal reference voltage sub multiple (1/4, 1/2, 3/4)

The two comparators can be used together to offer a window function. They can wake up from Halt mode.



## 3.17 Development support

#### **Development tools**

Development tools for the STM8 microcontrollers include:

- The STice emulation system offering tracing and code profiling
- The STVD high-level language debugger including C compiler, assembler and integrated development environment
- The STVP Flash programming software

The STM8 also comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

#### Single wire data interface (SWIM) and debug module

The debug module with its single wire data interface (SWIM) permits non-intrusive real-time in-circuit debugging and fast memory programming.

The single-wire interface is used for direct access to the debugging module and memory programming. The interface can be activated in all device operation modes.

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, CPU operation can also be monitored in real-time by means of shadow registers.

#### Bootloader

The low-density STM8L151x2/3 ultra-low-power devices feature a built-in bootloader (see *UM0560: STM8 bootloader user manual*).

The bootloader is used to download application software into the device memories, including RAM, program and data memory, using standard serial interfaces. It is a complementary solution to programming via the SWIM debugging interface.



Pin number					Table 4. Low-density	, 51				•		-			
	Pin ı	num	nber						Inpu	t	0	utpu	ıt		
LQFP48	UFQFPN32	UFQFPN28	UFQFPN20	TSSOP20	Pin name	Type	I/O level	floating	ndm	Ext. interrupt	High sink/source	QO	ЬР	Main function (after reset)	Default alternate function
34	22	-	-	-	PD5/ ADC1_IN9/ COMP1_INP	I/O	-	x	х	х	HS	х	х	Port D5	ADC1_IN9/ Comparator1 positive input
35	23	-	-	-	PD6/ADC1_IN8/ RTC_CALIB/ COMP1_INP	I/O	-	x	х	х	HS	х	х	Port D6	ADC1_IN8 / RTC calibration/ Comparator1 positive input
36	24	-	-	-	PD7 /ADC1_IN7/ RTC_ALARM/ COMP1_INP	I/O	-	x	х	х	HS	х	Х	Port D7	ADC1_IN7/RTC alarm/ Comparator1 positive input
14	-	-	-	-	PE0	I/O	-	Х	Х	Х	HS	Х	Х	Port E0	-
15	-	-	-	-	PE1	I/O	-	Х	Х	Х	HS	Х	Х	Port E1	-
16	-	-	-	-	PE2	I/O	-	Х	Х	Х	HS	Х	Х	Port E2 -	
17	-	-	-	-	PE3/ADC1_IN26	I/O	-	Х	Х	Х	HS	Х	Х	Port E3	ADC1_IN26
18	-	-	-	-	PE4/ADC1_IN27	I/O	-	Х	Х	Х	HS	Х	Х	Port E4	ADC1_IN27
19	-	-	-	-	PE5/ADC1_IN23/ COMP1_INP/ COMP2_INP	I/O	-	x	х	х	HS	х	х	Port E5	ADC1_IN23/ Comparator 1 positive input/Comparator 2 positive input
47	-	-	-	-	PE6/PVD_IN	I/O	-	Х	Х	Х	HS	Х	Х	Port E6	PVD_IN
48	-	-	-	-	PE7/ADC1_IN25	I/O	-	Х	Х	Х	HS	Х	Х	Port E7	ADC1_IN25
32	-	-	-	-	PF0/ADC1_IN24	I/O	-	Х	Х	Х	HS	Х	Х	Port F0	ADC1_IN24
10	-	-	-	-	V <sub>DD</sub>	S	-	I	-	1	-	-	1	Digital sup	oply voltage
-	8	7	5	8	V <sub>DD</sub> /V <sub>DDA</sub> / V <sub>REF+</sub>	S	-	-	-	-	-	-	1		oply voltage / sitive voltage reference
9	7	6	4	7	V <sub>SS</sub> / V <sub>REF-</sub> / V <sub>SSA</sub>	S	-	-	-	-	-	-	-	Ground voltage / ADC1 negative voltage reference / Analog ground voltage	
11	-	-	-	-	V <sub>DDA</sub>	S	-	-	-	-	-	-	-	Analog supply voltage	
12	-	-	-	-	V <sub>REF+</sub>	S	-	-	-	-	-	-	-	ADC1 positive voltage reference	
1	32	28	20	3	PA0 <sup>(8)</sup> /[USART_CKJ <sup>(2)</sup> / SWIM/BEEP/IR_TIM <sup>(9)</sup>	I/O		х	x	x	HS (9)	х	x	Port A0	[USART1 synchronous clock] <sup>(2)</sup> / SWIM input and output / Beep output / Infrared Timer output

Table 4. Low-density STM8L151x2/3	pin description	(continued)
-----------------------------------	-----------------	-------------



0x00 5140         RTC_TR1         RTC time register 1         0x00           0x00 5141         RTC_TR2         RTC time register 2         0x00           0x00 5143         RTC_TR3         RTC time register 3         0x00           0x00 5144         RTC_DR1         RTC date register 1         0x01           0x00 5145         RTC_DR2         RTC date register 3         0x00           0x00 5146         RTC_DR3         RTC date register 3         0x00           0x00 5147         RTC_CR1         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5148         RTC_CR2         RTC control register 1         0x01 <sup>(2)</sup> 0x00 5140         RTC_CR3         RTC control register 1         0x00 <sup>(2)</sup> 0x00 5141         RTC_ISR1         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5142         RTC_ISR1         RTC control register 1         0x01 <sup>(2)</sup> 0x00 5141         RTC_ISR1         RTC control register 1         0x00 <sup>(2)</sup> 0x00 5141         RTC_ISR1         RTC control register 1         0x00 <sup>(2)</sup> 0x00 5150         RTC_SPRERL         RTC synchronous prescaler register 1         0x00 <sup>(2)</sup> 0x00 5151         RTC_SPRERL         RTC synchronous prescaler register 1         0x7F <sup>(2)</sup>	Address	Block	Register label	Register name	Reset status
0x00 5142         RTC_TR3         RTC time register 3         0x00           0x00 5143         RtC_DR1         Reserved area (1 byte)         0x01           0x00 5145         RTC_DR1         RTC date register 1         0x01           0x00 5145         RTC_DR2         RTC date register 3         0x00           0x00 5146         RTC_DR3         RTC date register 1         0x00 <sup>(2)</sup> 0x00 5147         RTC_CR1         RTC control register 1         0x00 <sup>(2)</sup> 0x00 5148         RTC_CR2         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5140         RTC_CR3         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5140         RTC_ISR1         RTC initialization and status register 1         0x01           0x00 5140         RTC_ISR1         RTC initialization and status register 1         0x01           0x00 5141         RTC_ISR2         RTC initialization and status register 1         0x01           0x00 5151         RTC_SPRERH         RTC synchronous prescaler register low         0xF <sup>(2)</sup> 0x00 5152         RTC_WUTRH         RTC subsecond register low         0xF <sup>(2)</sup> 0x00 5153         RTC_SRE         RTC subsecond register low         0xF <sup>(2)</sup> 0x00 5156         RTC_SRL         RTC	0x00 5140		RTC_TR1	RTC time register 1	0x00
0x00 5143         Reserved area (1 byte)           0x00 5144         RTC_DR1         RTC date register 1         0x01           0x00 5145         RTC_DR2         RTC date register 2         0x21           0x00 5146         RTC_DR3         RTC date register 3         0x00           0x00 5147         RTC_CR1         RTC control register 1         0x00 <sup>(2)</sup> 0x00 5148         RTC_CR2         RTC control register 2         0x00 <sup>(2)</sup> 0x00 5140         RTC_CR3         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5141         RTC_ISR1         RTC control register 1         0x00 <sup>(2)</sup> 0x00 5142         RTC_ISR1         RTC initialization and status register 1         0x01           0x00 5145         RTC_SPRERH         RTC synchronous prescaler register 1         0x00           0x00 5151         RTC_SPRERL         RTC synchronous prescaler register 1         0x71 <sup>(2)</sup> 0x00 5153         RTC_WUTRH         RTC subsecond register 1         0x00           0x00 5156         RTC_SRE         RTC subsecond register 1         0x00           0x00 5158         RTC_WUTRH         RTC subsecond register 1         0x00           0x00 5158         RTC_SRE         RTC write protection register         0x00	0x00 5141		RTC_TR2	RTC time register 2	0x00
0x00 5144         RTC_DR1         RTC date register 1         0x01           0x00 5145         RTC_DR2         RTC date register 2         0x21           0x00 5146         RTC_DR3         RTC date register 3         0x00           0x00 5147         RTC_CR1         RTC control register 1         0x00 <sup>(2)</sup> 0x00 5148         RTC_CR2         RTC control register 2         0x00 <sup>(2)</sup> 0x00 5144         RTC_CR3         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5148         RTC_ISR1         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5140         RTC_ISR1         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5141         RTC_ISR2         RTC initialization and status register 1         0x01           0x00 5140         RTC_SPRERH         RTC synchronous prescaler register 1         0x00           0x00 5151         RTC_SPRERL         RTC synchronous prescaler register 10w         0xF <sup>(2)</sup> 0x00 5153         RTC_WUTRH         RTC wakeup timer register 10w         0xF <sup>(2)</sup> 0x00 5154         RTC_WUTRH         RTC subsecond register low         0xF <sup>(2)</sup> 0x00 5155         RTC_SRH         RTC subsecond register low         0x00           0x00 5155         RTC_SRH         RTC s	0x00 5142		RTC_TR3	RTC time register 3	0x00
0x00 5145         RTC_DR2         RTC date register 2         0x21           0x00 5146         RTC_DR3         RTC date register 3         0x00           0x00 5147         RTC_CR1         RTC control register 1         0x00 <sup>(2)</sup> 0x00 5148         RTC_CR2         RTC control register 2         0x00 <sup>(2)</sup> 0x00 5149         RTC_CR3         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5140         RTC_CR3         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5141         RTC_ISR1         RTC initialization and status register 1         0x01           0x00 5142         RTC_ISR2         RTC initialization and status register 2         0x00           0x00 5141         RTC_ISR2         RTC initialization and status register 1         0x01           0x00 5145         RTC_SPRERH         RTC synchronous prescaler register 1         0x00 <sup>(2)</sup> 0x00 5150         RTC_APRER         RTC asynchronous prescaler register 10w         0xFf <sup>(2)</sup> 0x00 5151         RTC_WUTRH         RTC wakeup timer register 10w         0xFf <sup>(2)</sup> 0x00 5155         RTC_WUTRL         RTC subsecond register high         0x00           0x00 5156         RTC_SRH         RTC subsecond register high         0x00           0x00 5157	0x00 5143	_		Reserved area (1 byte)	
Ox00 5146         RTC_DR3         RTC date register 3         0x00           0x00 5147         0x00 5147         Reserved area (1 byte)         0x00 5148           0x00 5148         RTC_CR1         RTC control register 1         0x00 <sup>(2)</sup> 0x00 5144         RTC_CR2         RTC control register 2         0x00 <sup>(2)</sup> 0x00 5144         RTC_CR3         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5145         RTC_ISR1         RTC initialization and status register 1         0x01           0x00 5146         RTC_SPRERH         RTC synchronous prescaler register 1         0x00 <sup>(2)</sup> 0x00 5150         RTC_SPRERL         RTC synchronous prescaler register 0x         0xFF <sup>(2)</sup> 0x00 5152         RTC_MUTRH         RTC wakeup timer register low         0xFF <sup>(2)</sup> 0x00 5155         RTC_WUTRL         RTC wakeup timer register low         0xFF <sup>(2)</sup> 0x00 5156         RTC_SSRL         RTC subsecond register low         0x00           0x00 5157         RTC_SSRH         RTC subsecond register low         0x00           0x00 5158         RTC_SSRH         RTC subsecond register low         0x00           0x00 5159         RTC_SSRH         RTC write protection register         0x00           0x00 5156	0x00 5144		RTC_DR1	RTC date register 1	0x01
Ox00 5147         Reserved area (1 byte)           0x00 5148         RTC_CR1         RTC control register 1         0x00 <sup>(2)</sup> 0x00 5149         RTC_CR2         RTC control register 2         0x00 <sup>(2)</sup> 0x00 5144         RTC_CR3         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5144         RTC_ISR1         RTC control register 3         0x00 <sup>(2)</sup> 0x00 5144         RTC_ISR1         RTC initialization and status register 1         0x01           0x00 5144         RTC_ISR2         RTC initialization and status register 1         0x01           0x00 5146         RTC_SPRERH         RTC synchronous prescaler register 1         0x00 <sup>(2)</sup> 0x00 5151         RTC_SPRERL         RTC synchronous prescaler register 1         0x01 <sup>(2)</sup> 0x00 5153         RTC_MUTRH         RTC wakeup timer register low         0xFF <sup>(2)</sup> 0x00 5154         RTC_WUTRL         RTC wakeup timer register low         0x0F <sup>(2)</sup> 0x00 5155         RTC_SSRL         RTC subsecond register low         0x00           0x00 5156         RTC_SSRH         RTC subsecond register low         0x00           0x00 5157         RTC_SSRH         RTC subsecond register low         0x00           0x00 5158         RTC_SSRH         RTC write	0x00 5145		RTC_DR2	RTC date register 2	0x21
0x00 5148RTC_CR1RTC control register 10x00 <sup>(2)</sup> 0x00 5149RTC_CR2RTC control register 20x00 <sup>(2)</sup> 0x00 5144RTC_CR3RTC control register 30x00 <sup>(2)</sup> 0x00 5146RTC_ISR1RTC initialization and status register 10x010x00 5140RTC_ISR2RTC initialization and Status register 20x000x00 5147RTC_SPRERHRTC synchronous prescaler register high0x00 <sup>(2)</sup> 0x00 5151RTC_SPRERLRTC synchronous prescaler register 10x01 <sup>(2)</sup> 0x00 5153RTC_APRERRTC synchronous prescaler register 10x7F <sup>(2)</sup> 0x00 5154RTC_WUTRHRTC synchronous prescaler register 10x7F <sup>(2)</sup> 0x00 5155RTC_WUTRHRTC wakeup timer register high0xFF <sup>(2)</sup> 0x00 5156RTC_SRLRTC synchronous prescaler register 10x000x00 5157RTC_SRLRTC subsecond register high0x000x00 5158RTC_SRHRTC subsecond register low0x000x00 5159RTC_SRHRTC subsecond register high0x000x00 5159RTC_SRHRTC subsecond register high0x000x00 5158RTC_SHIFTRHRTC shift register low0x000x00 5158RTC_ALRMAR1RTC shift register 10x00 <sup>(2)</sup> 0x00 5150RTC_ALRMAR3RTC alarm A register 30x00 <sup>(2)</sup>	0x00 5146		RTC_DR3	RTC date register 3	0x00
0x00 5149RTC_CR2RTC control register 20x00 <sup>(2)</sup> 0x00 514ARTC_CR3RTC control register 30x00 <sup>(2)</sup> 0x00 514BRTC_ISR1RTC initialization and status register 10x010x00 514CRTC_ISR2RTC initialization and status register 10x010x00 514DRTC_ISR2RTC initialization and status register 20x000x00 514ERTC_SPRERHRTC synchronous prescaler register high0x00 <sup>(2)</sup> 0x00 5150RTC_SPRERHRTC synchronous prescaler register low0xFF <sup>(2)</sup> 0x00 5152RTC_APRERRTC asynchronous prescaler register low0xFF <sup>(2)</sup> 0x00 5153RTC_WUTRHRTC wakeup timer register high0xFF <sup>(2)</sup> 0x00 5156RTC_WUTRHRTC subsecond register low0xFF <sup>(2)</sup> 0x00 5157RTC_SSRHRTC subsecond register low0x000x00 5158RTC_WPRRTC write protection register0x000x00 5158RTC_WPRRTC write protection register0x000x00 5158RTC_SHIFTRHRTC subsecond register high0x000x00 5158RTC_SHIFTRHRTC shift register high0x000x00 5156RTC_ALRMAR1RTC shift register 10x00 <sup>(2)</sup> 0x00 5158RTC_ALRMAR3RTC alarm A register 20x00 <sup>(2)</sup> 0x00 5150RTC_ALRMAR3RTC alarm A register 30x00 <sup>(2)</sup>	0x00 5147			Reserved area (1 byte)	1
Ox00 514ARTC_CR3RTC control register 3Ox00 <sup>(2)</sup> 0x00 514BRTC_ISR1RTC initialization and status register 10x010x00 514CRTC_ISR2RTC initialization and status register 10x010x00 514DRTC_ISR2RTC initialization and Status register 20x000x00 514ERTC_SPRERHRTC synchronous prescaler register high0x00 <sup>(2)</sup> 0x00 5150RTC_SPRERLRTC synchronous prescaler register low0xFF <sup>(2)</sup> 0x00 5152RTC_APRERRTC asynchronous prescaler register low0xFF <sup>(2)</sup> 0x00 5153RTC_WUTRHRTC wakeup timer register low0xFF <sup>(2)</sup> 0x00 5156RTC_WUTRHRTC wakeup timer register low0xFF <sup>(2)</sup> 0x00 5156RTC_SRLRTC subsecond register low0xFF <sup>(2)</sup> 0x00 5158RTC_SRHRTC subsecond register low0x000x00 5158RTC_SRHRTC subsecond register low0x000x00 5158RTC_SRHRTC subsecond register high0x000x00 5158RTC_SRHRTC subsecond register high0x000x00 5158RTC_SRHRTC subsecond register high0x000x00 5158RTC_SRHRTC subsecond register high0x000x00 5156RTC_SHIFTRHRTC subsecond register high0x000x00 5158RTC_SHIFTRHRTC subsecond register high0x000x00 5158RTC_SHIFTRHRTC subsecond register high0x00 <sup>(2)</sup> 0x00 515DRTC_ALRMAR1RTC alarm A register 10x00 <sup>(2)</sup> 0x00 515DRTC_ALRMAR3RTC alarm A	0x00 5148	_	RTC_CR1	RTC control register 1	0x00 <sup>(2)</sup>
Ox00 514B         Reserved area (1 byte)           0x00 514C         RTC_ISR1         RTC initialization and status register 1         0x01           0x00 514D         RTC_ISR2         RTC initialization and Status register 2         0x00           0x00 514E         RTC_ISR2         RTC initialization and Status register 2         0x00           0x00 514E         RTC_SPRERH         RTC synchronous prescaler register high         0x00 <sup>(2)</sup> 0x00 5150         RTC_SPRERL         RTC synchronous prescaler register low         0xFF <sup>(2)</sup> 0x00 5152         RTC_APRER         RTC asynchronous prescaler register high         0xFF <sup>(2)</sup> 0x00 5153         RTC_WUTRH         RTC wakeup timer register low         0xFF <sup>(2)</sup> 0x00 5156         RTC_SSRL         RTC subsecond register low         0xFF <sup>(2)</sup> 0x00 5158         RTC_SSRH         RTC subsecond register low         0x00           0x00 5158         RTC_SSRH         RTC subsecond register high         0x00           0x00 5159         RTC_SRH         RTC subsecond register high         0x00           0x00 5158         RTC_SHIFTRH         RTC subsecond register high         0x00           0x00 5158         RTC_SHIFTRH         RTC subsecond register high         0x00           0x00 5155	0x00 5149	_	RTC_CR2	RTC control register 2	0x00 <sup>(2)</sup>
Ox00 514CRTC_ISR1RTC initialization and status register 1Ox010x00 514DRTC_ISR2RTC initialization and Status register 20x000x00 514ERTC_ISR2RTC initialization and Status register 20x000x00 5150RTC_SPRERHRTC synchronous prescaler register high0x00 <sup>(2)</sup> 0x00 5151RTC_SPRERLRTC synchronous prescaler register low0xFF <sup>(2)</sup> 0x00 5152RTC_APRERRTC asynchronous prescaler register low0xFF <sup>(2)</sup> 0x00 5153RTC_WUTRHRTC wakeup timer register low0xFF <sup>(2)</sup> 0x00 5156RTC_WUTRLRTC wakeup timer register low0xFF <sup>(2)</sup> 0x00 5157RTC_SSRLRTC subsecond register low0x000x00 5158RTC_WPRRTC subsecond register low0x000x00 5158RTC_WPRRTC write protection register0x000x00 5156RTC_SSRHRTC subsecond register high0x000x00 5158RTC_SSRHRTC subsecond register low0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5156RTC_SSRHRTC subsecond register low0x000x00 5156RTC_SSRHRTC subsecond register low0x000x00 5156RTC_SSRHRTC subsecond register low0x000x00 5156RTC_SIFTRHRTC write protection register0x000x00 5156RTC_SIFTRHRTC shift register low0x000x00 5155RTC_ALRMAR1RTC alarm A register 10x00 <sup>(2)</sup> 0x00 5155RTC_ALRMAR3RTC alarm A register 3 </td <td>0x00 514A</td> <td></td> <td>RTC_CR3</td> <td>RTC control register 3</td> <td>0x00<sup>(2)</sup></td>	0x00 514A		RTC_CR3	RTC control register 3	0x00 <sup>(2)</sup>
Ox00 514D         RTC_ISR2         RTC initialization and Status register 2         Ox00           0x00 514E         RTC_ISR2         RTC initialization and Status register 2         0x00           0x00 514F         RTC_SPRERH         RTC synchronous prescaler register high         0x00 <sup>(2)</sup> 0x00 5150         RTC_SPRERL         RTC synchronous prescaler register low         0xFF <sup>(2)</sup> 0x00 5152         RTC_APRER         RTC asynchronous prescaler register         0x7F <sup>(2)</sup> 0x00 5153         RTC_WUTRH         RTC wakeup timer register high         0xFF <sup>(2)</sup> 0x00 5156         RTC_WUTRL         RTC wakeup timer register low         0xFF <sup>(2)</sup> 0x00 5156         RTC_SSRL         RTC subsecond register low         0x0F <sup>(2)</sup> 0x00 5156         RTC_SSRH         RTC subsecond register low         0x00           0x00 5158         RTC_WPR         RTC write protection register         0x00           0x00 5158         RTC_SHIFTRH         RTC write protection register         0x00           0x00 5156         RTC_SHIFTRH         RTC shift register high         0x00           0x00 5158         RTC_SHIFTRH         RTC write protection register         0x00           0x00 5156         RTC_SHIFTRH         RTC shift register low         0x00	0x00 514B	_		Reserved area (1 byte)	
Ox00 514E 0x00 514F         Reserved area (2 byte)           0x00 5150         RTC_SPRERH         RTC synchronous prescaler register high         0x00 <sup>(2)</sup> 0x00 5151         RTC_SPRERL         RTC synchronous prescaler register low         0xFF <sup>(2)</sup> 0x00 5152         RTC_APRER         RTC asynchronous prescaler register         0x7F <sup>(2)</sup> 0x00 5153         RTC_WUTRH         RTC wakeup timer register high         0xFF <sup>(2)</sup> 0x00 5155         RTC_WUTRL         RTC wakeup timer register low         0xFF <sup>(2)</sup> 0x00 5156         RTC_WUTRL         RTC subsecond register low         0x00           0x00 5157         RTC_SRH         RTC subsecond register low         0x00           0x00 5158         RTC_SRH         RTC subsecond register high         0x00           0x00 5159         RTC_WURR         RTC subsecond register high         0x00           0x00 5158         RTC_WPR         RTC subsecond register high         0x00           0x00 5159         RTC_SHIFTRH         RTC subsecond register high         0x00           0x00 5150         RTC_SHIFTRH         RTC shift register high         0x00           0x00 5150         RTC_ALRMAR1         RTC alarm A register 1         0x00 <sup>(2)</sup> 0x00 5150         RTC_ALRMAR3	0x00 514C	_	RTC_ISR1	RTC initialization and status register 1	0x01
Ox00 514F         RTC         RTC_SPRERH         RTC synchronous prescaler register high         0x00 <sup>(2)</sup> 0x00 5150         RTC_SPRERL         RTC synchronous prescaler register low         0xFF <sup>(2)</sup> 0x00 5152         RTC_APRER         RTC asynchronous prescaler register         0x7F <sup>(2)</sup> 0x00 5153         RTC_WUTRH         RTC wakeup timer register high         0xFF <sup>(2)</sup> 0x00 5155         RTC_WUTRL         RTC wakeup timer register low         0xFF <sup>(2)</sup> 0x00 5156         RTC_SSRL         RTC subsecond register low         0xFF <sup>(2)</sup> 0x00 5158         RTC_SSRH         RTC subsecond register low         0x00           0x00 5158         RTC_WPR         RTC write protection register         0x00           0x00 5158         RTC_SSRH         RTC subsecond register high         0x00           0x00 5159         RTC_SSRH         RTC subsecond register high         0x00           0x00 5158         RTC_SSRH         RTC subsecond register high         0x00           0x00 5159         RTC_SSRH         RTC subsecond register high         0x00           0x00 5150         RTC_SHIFTRH         RTC subsecond register high         0x00           0x00 5150         RTC_SHIFTRL         RTC shift register low         0x00	0x00 514D	-	RTC_ISR2	RTC initialization and Status register 2	0x00
NUMBER OX00 5151RTCRTC_SPRERLRTC synchronous prescaler register low0xFF(2)0x00 5152RTC_APRERRTC asynchronous prescaler register0x7F(2)0x00 5153RTC_WUTRHRTC wakeup timer register high0xFF(2)0x00 5154RTC_WUTRHRTC wakeup timer register high0xFF(2)0x00 5155RTC_WUTRLRTC wakeup timer register low0xFF(2)0x00 5156RTC_WUTRLRTC wakeup timer register low0x000x00 5157RTC_SSRLRTC subsecond register low0x000x00 5158RTC_WPRRTC subsecond register high0x000x00 5159RTC_SSRHRTC subsecond register high0x000x00 5159RTC_SSRHRTC subsecond register high0x000x00 5158RTC_SIFTRHRTC subsecond register high0x000x00 5158RTC_SIFTRHRTC subsecond register high0x000x00 5155RTC_SIFTRHRTC subsecond register high0x000x00 5156RTC_SIFTRHRTC subsecond register high0x000x00 5150RTC_ALRMAR1RTC shift register high0x000x00 515DRTC_ALRMAR2RTC alarm A register 10x00(2)0x00 515ERTC_ALRMAR3RTC alarm A register 30x00(2)				Reserved area (2 byte)	L
DX00 5151RTC_SPRERLRTC synchronous prescaler register 10wDXFF(2)0x00 5152RTC_APRERRTC asynchronous prescaler register0x7F(2)0x00 5153RTC_WUTRHRTC wakeup timer register high0xFF(2)0x00 5155RTC_WUTRLRTC wakeup timer register low0xFF(2)0x00 5156RTC_SSRLRTC subsecond register low0x000x00 5157RTC_SSRHRTC subsecond register low0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5159RTC_SSRHRTC subsecond register high0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5158RTC_SHIFTRHRTC subsecond register high0x000x00 515ARTC_SHIFTRHRTC shift register high0x000x00 515BRTC_ALRMAR1RTC alarm A register 10x00(2)0x00 515DRTC_ALRMAR3RTC alarm A register 30x00(2)	0x00 5150		RTC_SPRERH	RTC synchronous prescaler register high	0x00 <sup>(2)</sup>
Ox00 5153Ox00 5153RtC_WUTRHRtC wakeup timer register highOxFF <sup>(2)</sup> Ox00 5155RtC_WUTRLRtC wakeup timer register lowOxFF <sup>(2)</sup> Ox00 5156RtC_SSRLRtC subsecond register lowOx00Ox00 5157RtC_SSRLRtC subsecond register highOx00Ox00 5158RtC_SSRHRtC subsecond register highOx00Ox00 5159RtC_SSRHRtC subsecond register highOx00Ox00 5158RtC_SSRHRtC subsecond register highOx00Ox00 5158RtC_SSRHRtC subsecond register highOx00Ox00 5158RtC_SRHRtC subsecond register highOx00Ox00 5158RtC_SHIFTRHRtC subsecond register highOx00Ox00 5150RtC_SHIFTRHRtC shift register highOx00Ox00 515DRtC_ALRMAR1RtC alarm A register 1Ox00 <sup>(2)</sup> Ox00 515DRtC_ALRMAR3RtC alarm A register 3Ox00 <sup>(2)</sup>	0x00 5151	RTC	RTC_SPRERL	RTC synchronous prescaler register low	0xFF <sup>(2)</sup>
0x00 5154RTC_WUTRHRTC wakeup timer register high0xFF^{(2)}0x00 5155RTC_WUTRLRTC wakeup timer register low0xFF^{(2)}0x00 5156RTC_SSRLRTC wakeup timer register low0x000x00 5157RTC_SSRLRTC subsecond register low0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5159RTC_WPRRTC write protection register0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5158RTC_SIFHRTC subsecond register high0x000x00 5158RTC_SHIFTRHRTC subsecond register high0x000x00 515ARTC_SHIFTRHRTC shift register high0x000x00 515BRTC_ALRMAR1RTC alarm A register 10x00^{(2)}0x00 515DRTC_ALRMAR3RTC alarm A register 30x00^{(2)}	0x00 5152		RTC_APRER	RTC asynchronous prescaler register	0x7F <sup>(2)</sup>
0x00 5155RTC_WUTRLRTC wakeup timer register low0xFF <sup>(2)</sup> 0x00 5156RTC_SSRLRTC subsecond register low0x000x00 5157RTC_SSRLRTC subsecond register low0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5159RTC_WPRRTC write protection register0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5159RTC_SRHRTC subsecond register high0x000x00 5159RTC_SHIFTRHRTC write protection register0x000x00 515ARTC_SHIFTRHRTC shift register high0x000x00 515BRTC_ALRMAR1RTC alarm A register 10x00 <sup>(2)</sup> 0x00 515DRTC_ALRMAR2RTC alarm A register 30x00 <sup>(2)</sup>	0x00 5153			Reserved area (1 byte)	1
0x00 5156Reserved area (1 byte)0x00 5157RTC_SSRLRTC subsecond register low0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5159RTC_WPRRTC write protection register0x000x00 5159RTC_WPRRTC subsecond register high0x000x00 5159RTC_WPRRTC subsecond register high0x000x00 5159RTC_SSRHRTC subsecond register high0x000x00 515ARTC_SHIFTRHRTC write protection register0x000x00 515BRTC_SHIFTRLRTC shift register high0x000x00 515CRTC_ALRMAR1RTC alarm A register 10x00 <sup>(2)</sup> 0x00 515DRTC_ALRMAR2RTC alarm A register 30x00 <sup>(2)</sup>	0x00 5154		RTC_WUTRH	RTC wakeup timer register high	0xFF <sup>(2)</sup>
0x00 5157RTC_SSRLRTC subsecond register low0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5159RTC_WPRRTC write protection register0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5159RTC_WPRRTC write protection register0x000x00 5159RTC_SHIFTRHRTC write protection register0x000x00 515ARTC_SHIFTRHRTC shift register high0x000x00 515BRTC_ALRMAR1RTC alarm A register 10x00 <sup>(2)</sup> 0x00 515DRTC_ALRMAR3RTC alarm A register 30x00 <sup>(2)</sup>	0x00 5155		RTC_WUTRL	RTC wakeup timer register low	0xFF <sup>(2)</sup>
0x00 5158RTC_SSRHRTC subsecond register high0x000x00 5159RTC_WPRRTC write protection register0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5159RTC_WPRRTC write protection register0x000x00 515ARTC_SHIFTRHRTC shift register high0x000x00 515BRTC_SHIFTRLRTC shift register low0x000x00 515CRTC_ALRMAR1RTC alarm A register 10x00 <sup>(2)</sup> 0x00 515ERTC_ALRMAR3RTC alarm A register 30x00 <sup>(2)</sup>	0x00 5156			Reserved area (1 byte)	1
0x00 5159RTC_WPRRTC write protection register0x000x00 5158RTC_SSRHRTC subsecond register high0x000x00 5159RTC_WPRRTC write protection register0x000x00 515ARTC_SHIFTRHRTC shift register high0x000x00 515BRTC_SHIFTRLRTC shift register low0x000x00 515CRTC_ALRMAR1RTC alarm A register 10x00 <sup>(2)</sup> 0x00 515ERTC_ALRMAR3RTC alarm A register 30x00 <sup>(2)</sup>	0x00 5157		RTC_SSRL	RTC subsecond register low	0x00
0x00 5158RTC_SSRHRTC subsecond register high0x000x00 5159RTC_WPRRTC write protection register0x000x00 515ARTC_SHIFTRHRTC shift register high0x000x00 515BRTC_ALRMAR1RTC shift register low0x000x00 515CRTC_ALRMAR2RTC alarm A register 10x00 <sup>(2)</sup> 0x00 515ERTC_ALRMAR3RTC alarm A register 30x00 <sup>(2)</sup>	0x00 5158		RTC_SSRH	RTC subsecond register high	0x00
0x00 5159RTC_WPRRTC write protection register0x000x00 515ARTC_SHIFTRHRTC shift register high0x000x00 515BRTC_SHIFTRLRTC shift register low0x000x00 515CRTC_ALRMAR1RTC alarm A register 10x00 <sup>(2)</sup> 0x00 515DRTC_ALRMAR2RTC alarm A register 20x00 <sup>(2)</sup> 0x00 515ERTC_ALRMAR3RTC alarm A register 30x00 <sup>(2)</sup>	0x00 5159		RTC_WPR	RTC write protection register	0x00
0x00 515A       RTC_SHIFTRH       RTC shift register high       0x00         0x00 515B       RTC_SHIFTRL       RTC shift register low       0x00         0x00 515C       RTC_ALRMAR1       RTC alarm A register 1       0x00 <sup>(2)</sup> 0x00 515D       RTC_ALRMAR2       RTC alarm A register 2       0x00 <sup>(2)</sup> 0x00 515E       RTC_ALRMAR3       RTC alarm A register 3       0x00 <sup>(2)</sup>	0x00 5158		RTC_SSRH	RTC subsecond register high	0x00
0x00 515B       RTC_SHIFTRL       RTC shift register low       0x00         0x00 515C       RTC_ALRMAR1       RTC alarm A register 1       0x00 <sup>(2)</sup> 0x00 515D       RTC_ALRMAR2       RTC alarm A register 2       0x00 <sup>(2)</sup> 0x00 515E       RTC_ALRMAR3       RTC alarm A register 3       0x00 <sup>(2)</sup>	0x00 5159		RTC_WPR	RTC write protection register	0x00
0x00 515C     RTC_ALRMAR1     RTC alarm A register 1     0x00 <sup>(2)</sup> 0x00 515D     RTC_ALRMAR2     RTC alarm A register 2     0x00 <sup>(2)</sup> 0x00 515E     RTC_ALRMAR3     RTC alarm A register 3     0x00 <sup>(2)</sup>	0x00 515A		RTC_SHIFTRH	RTC shift register high	0x00
0x00 515D     RTC_ALRMAR2     RTC alarm A register 2     0x00 <sup>(2)</sup> 0x00 515E     RTC_ALRMAR3     RTC alarm A register 3     0x00 <sup>(2)</sup>	0x00 515B		RTC_SHIFTRL	RTC shift register low	0x00
0x00 515E RTC_ALRMAR3 RTC alarm A register 3 0x00 <sup>(2)</sup>	0x00 515C		RTC_ALRMAR1	RTC alarm A register 1	0x00 <sup>(2)</sup>
	0x00 515D		RTC_ALRMAR2	RTC alarm A register 2	0x00 <sup>(2)</sup>
0x00 515F RTC_ALRMAR4 RTC alarm A register 4 0x00 <sup>(2)</sup>	0x00 515E		RTC_ALRMAR3	RTC alarm A register 3	0x00 <sup>(2)</sup>
	0x00 515F		RTC_ALRMAR4	RTC alarm A register 4	0x00 <sup>(2)</sup>

Table 8. General hardware register map (continued)



## 7 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated memory block.

All option bytes can be modified in ICP mode (with SWIM) by accessing the EEPROM address. See *Table 11* for details on option byte addresses.

The option bytes can also be modified 'on the fly' by the application in IAP mode, except for the ROP and UBC values which can only be taken into account when they are modified in ICP mode (with the SWIM).

Refer to the STM8L15x Flash programming manual (PM0054) and STM8 SWIM and Debug Manual (UM0470) for information on SWIM programming procedures.

Addr.	Ontion nome	Option	n Option bits								Factory default
Addr.	Option name	byte No.	7	6	5	4	3	2	1	0	setting
0x00 4800	Read-out protection (ROP)	OPT0		ROP[7:0]							0xAA
0x00 4802	UBC (User Boot code size)	OPT1		UBC[7:0]							0x00
0x00 4807				Reserved							
0x00 4808	Independent watchdog option	OPT3 [3:0]		Reserved			WWDG _HALT	WWDG _HW	IWDG _HALT	IWDG _HW	0x00
0x00 4809	Number of stabilization clock cycles for HSE and LSE oscillators	OPT4		Reserved LSECNT[1:0] HSECNT[1:0]				0x00			
0x00 480A	Brownout reset (BOR)	OPT5 [3:0]	Reserved BOR_TH BOR_ON					0x01			
0x00 480B	Bootloader	OPTBL								0x00	
0x00 480C	option bytes (OPTBL)	[15:0]				OF	PTBL[15:0	ני			0x00

 Table 11. Option byte addresses



In the following table, data is based on characterization results, unless otherwise specified.

						Мах				
Symbol	Parameter	Conditions <sup>(1)</sup>			Тур	55°C	85 °C	105 °C (2)	125 °C (2)	Unit
				f <sub>CPU</sub> = 125 kHz	0.33	0.39	0.41	0.43	0.45	
				f <sub>CPU</sub> = 1 MHz	0.35	0.41	0.44	0.45	0.48	
			HSI	f <sub>CPU</sub> = 4 MHz	0.42	0.51	0.52	0.54	0.58	
				f <sub>CPU</sub> = 8 MHz	0.52	0.57	0.58	0.59	0.62	
	Supply current in Wait mode	CPU not clocked, all peripherals OFF, code executed from RAM with Flash in $I_{DDQ}$ mode <sup>(3)</sup> , $V_{DD}$ from 1.65 V to 3.6 V		f <sub>CPU</sub> = 16 MHz	0.68	0.76	0.79	0.82 (5)	0.85 (5)	- - - mA
			HSE external clock (f <sub>CPU</sub> =f <sub>HSE</sub> ) (4)	f <sub>CPU</sub> = 125 kHz	0.032	0.056	0.068	0.072	0.093	
				f <sub>CPU</sub> = 1 MHz	0.078	0.121	0.144	0.163	0.197	
I <sub>DD(Wait)</sub>				f <sub>CPU</sub> = 4 MHz	0.218	0.26	0.30	0.36	0.40	
				f <sub>CPU</sub> = 8 MHz	0.40	0.52	0.57	0.62	0.66	
				f <sub>CPU</sub> = 16 MHz	0.760	1.01	1.05	1.09 (5)	1.16 (5)	
			LSI	$f_{CPU} = f_{LSI}$	0.035	0.044	0.046	0.049	0.054	
			LSE <sup>(6)</sup> external clock (32.768 kHz)	f <sub>CPU</sub> = f <sub>LSE</sub>	0.032	0.036	0.038	0.044	0.051	

 Table 20. Total current consumption in Wait mode



In the following table, data is based on characterization results, unless otherwise specified.

Symbol	Parameter		Conditions <sup>(1)(2)</sup>		Тур	Max	Unit
				T <sub>A</sub> = -40 °C to 25 °C	5.1	5.4	
				T <sub>A</sub> = 55 °C	5.7	6	
			all peripherals OFF	T <sub>A</sub> = 85 °C	6.8	7.5	
				T <sub>A</sub> = 105 °C	9.2	10.4	
		LSI RC osc.		T <sub>A</sub> = 125 °C	13.4	16.6	
		(at 38 kHz)	with TIM2 active <sup>(3)</sup>	T <sub>A</sub> = -40 °C to 25 °C	5.4	5.7	
	Supply current in Low power run mode			T <sub>A</sub> = 55 °C	6.0	6.3	- μA
				T <sub>A</sub> = 85 °C	7.2	7.8	
				T <sub>A</sub> = 105 °C	9.4	10.7	
I <sub>DD(LPR)</sub>				T <sub>A</sub> = 125 °C	13.8	17	
'DD(LPR)			all peripherals OFF	T <sub>A</sub> = -40 °C to 25 °C	5.25	5.6	
				T <sub>A</sub> = 55 °C	5.67	6.1	
				T <sub>A</sub> = 85 °C	5.85	6.3	
				T <sub>A</sub> = 105 °C	7.11	7.6	
		LSE <sup>(4)</sup> external		T <sub>A</sub> = 125 °C	9.84	12	
		clock (32.768 kHz)		T <sub>A</sub> = -40 °C to 25 °C	5.59	6	
				T <sub>A</sub> = 55 °C	6.10	6.4	
			with TIM2 active <sup>(3)</sup>	T <sub>A</sub> = 85 °C	6.30	7	
				T <sub>A</sub> = 105 °C	7.55	8.4	
				T <sub>A</sub> = 125 °C	10.1	15	

Table 21. Total current consumption and timing in Low power run mode
at V <sub>DD</sub> = 1.65 V to 3.6 V

1. No floating I/Os

2.  $T_A > 85$  °C is valid only for devices with suffix 3 temperature range.

3. Timer 2 clock enabled and counter running

 Oscillator bypassed (LSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the LSE consumption (I<sub>DD LSE</sub>) must be added. Refer to Table 31






Figure 15. Typ. I<sub>DD(LPW)</sub> vs. V<sub>DD</sub> (LSI clock source)



#### HSE oscillator critical g<sub>m</sub> formula

 $g_{mcrit} = (2 \times \Pi \times f_{HSE})^2 \times R_m (2Co + C)^2$ 

 $R_m$ : Motional resistance (see crystal specification),  $L_m$ : Motional inductance (see crystal specification),  $C_m$ : Motional capacitance (see crystal specification), Co: Shunt capacitance (see crystal specification),  $C_{L1}=C_{L2}=C$ : Grounded external capacitance  $g_m >> g_{mcrit}$ 

#### LSE crystal/ceramic resonator oscillator

The LSE clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE</sub>	Low speed external oscillator frequency	-	-	32.768	-	kHz
R <sub>F</sub>	Feedback resistor	$\Delta V = 200 \text{ mV}$	-	1.2	-	MΩ
C <sup>(1)</sup>	Recommended load capacitance (2)	-	-	8	-	pF
		-	-	-	1.4 <sup>(3)</sup>	μA
 	LSE oscillator power consumption	V <sub>DD</sub> = 1.8 V	-	450	-	
IDD(LSE)		$V_{DD} = 3 V$	-	600	-	nA
		V <sub>DD</sub> = 3.6 V	-	750	-	
9 <sub>m</sub>	Oscillator transconductance	-	3 <sup>(3)</sup>	-	-	µA/V
t <sub>SU(LSE)</sub> <sup>(4)</sup>	Startup time	$V_{\text{DD}}$ is stabilized	-	1	-	S

Table 31. LSE oscillator characteristic
---

1. C=C<sub>L1</sub>=C<sub>L2</sub> is approximately equivalent to 2 x crystal C<sub>LOAD</sub>.

2. The oscillator selection can be optimized in terms of supply current using a high quality resonator with a small  $R_m$  value. Refer to crystal manufacturer for more details.

3. Data guaranteed by Design. Not tested in production.

 t<sub>SU/LSE</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.



## NRST pin

Subject to general operating conditions for  $V_{\text{DD}}$  and  $T_{\text{A}}$  unless otherwise specified.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub>	NRST input low level voltage <sup>(1)</sup>	-	V <sub>SS</sub>	-	0.8	
V <sub>IH(NRST)</sub>	NRST input high level voltage (1)	-	1.4	-	V <sub>DD</sub>	
V <sub>OL(NRST)</sub>	NRST output low level voltage <sup>(1)</sup>	$I_{OL} = 2 \text{ mA}$ for 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	-	0.4	V
		$I_{OL}$ = 1.5 mA for V <sub>DD</sub> < 2.7 V	-			
V <sub>HYST</sub>	NRST input hysteresis <sup>(3)</sup>	-	10%V <sub>DD</sub> (2)	-	-	mV
R <sub>PU(NRST)</sub>	NRST pull-up equivalent resistor	-	30	45	60	kΩ
V <sub>F(NRST)</sub>	NRST input filtered pulse (3)	-	-	-	50	ns
V <sub>NF(NRST)</sub>	NRST input not filtered pulse <sup>(3)</sup>	-	300	-	-	115

Table 41	NRST	nin	characteristics
		P	

1. Data based on characterization results, not tested in production.

2. 200 mV min.

3. Data guaranteed by design, not tested in production.



### Figure 30. Typical NRST pull-up resistance R<sub>PU</sub> vs V<sub>DD</sub>








Figure 33. SPI1 timing diagram - slave mode and CPHA=0





1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .






Figure 35. SPI1 timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{\text{DD}}$  and  $0.7V_{\text{DD}}.$ 



#### 9.3.10 Temperature sensor

In the following table, data is based on characterization results, not tested in production, unless otherwise specified.

Symbol	Parameter	Min	Тур	Max.	Unit
V <sub>125</sub> <sup>(1)</sup>	Sensor reference voltage at 90°C $\pm$ 5 °C,	0.640	0.660	0.680	V
TL	V <sub>SENSOR</sub> linearity with temperature	-	±1	±2	°C
Avg_slope (2)	Average slope	1.59	1.62	1.65	mV/°C
I <sub>DD(TEMP)</sub> <sup>(2)</sup>	Consumption	-	3.4	6	μA
T <sub>START</sub> <sup>(2)(3)</sup>	Temperature sensor startup time	-	-	10	μs
T <sub>S_TEMP</sub> <sup>(2)</sup>	ADC1 sampling time when reading the temperature sensor	10	-	-	μs

 Tested in production at V<sub>DD</sub> = 3 V ±10 mV. The 8 LSB of the V<sub>90</sub> ADC1 conversion result are stored in the TS\_Factory\_CONV\_V90 byte.

2. Data guaranteed by design, not tested in production.

3. Defined for ADC1 output reaching its final value  $\pm 1/2$ LSB.

### 9.3.11 Comparator characteristics

In the following table, data is guaranteed by design, not tested in production, unless otherwise specified.

Symbol	ol Parameter		Тур	Max <sup>(1)</sup>	Unit	
V <sub>DDA</sub>	Analog supply voltage	1.65	-	3.6	V	
T <sub>A</sub>	Temperature range	-40	-	125	°C	
R <sub>400K</sub>	R <sub>400K</sub> value	300	400	500	kO	
R <sub>10K</sub>	R <sub>10K</sub> value	7.5	10	12.5	2.5 kΩ	
V <sub>IN</sub>	Comparator 1 input voltage range	0.6	-	V <sub>DDA</sub>	V	
V <sub>REFINT</sub>	Internal reference voltage <sup>(2)</sup>	1.202	1.224	1.242	v	
t <sub>START</sub>	Comparator startup time	-	7	10		
t <sub>d</sub>	Propagation delay <sup>(3)</sup>	-	3	10	μs	
Voffset	Comparator offset error	-	±3	±10	mV	
I <sub>COMP1</sub>	Current consumption <sup>(4)</sup>	-	160	260	nA	

#### Table 46. Comparator 1 characteristics

1. Based on characterization, not tested in production.

2. Tested in production at  $V_{DD} = 3 \text{ V} \pm 10 \text{ mV}$ .

3. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the noninverting input set to the reference.

4. Comparator consumption only. Internal reference voltage not included.



#### Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts\*(n+1) supply pin). Two models can be simulated: human body model and charge device model. This test conforms to the JESD22-A114A/A115A standard.

Symbol	Ratings	Conditions	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T _ +25 °C	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C	500	v

Table 55	. ESD	absolute	maximum	ratings
----------	-------	----------	---------	---------

1. Data based on characterization results, not tested in production.

#### Static latch-up

• LU: 3 complementary static tests are required on 6 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Table 56	. Electrical	sensitivities
----------	--------------	---------------

Symbol	Parameter	Class
LU	Static latch-up class	II




Table 61. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,
package mechanical data (continued)

Symbol			Symbol		inches <sup>(1)</sup>	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 55. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package footprint



1. Dimensions are expressed in millimeters.



# 12 Revision history

Date	Revision	Changes
08-Jun-2011	1	Initial release
02-Sep-2011	2	<ul> <li>Modified <i>Figure: Memory map.</i></li> <li>Modified OPT1 description in <i>Table: Option byte</i> addresses.</li> <li>Modified t<sub>prog</sub> in <i>Table: Flash program and data</i> <i>EEPROM memory.</i></li> <li>Modified <i>Figure: Recommended NRST pin</i> <i>configuration.</i></li> <li>Modified L2 in <i>Figure: UFQFPN20 - 20-lead, 3x3 mm,</i> 0.5 mm pitch, ultra thin fine pitch quad flat package outline.</li> <li>Replaced PM0051 with PM0054 and UM0320 with</li> </ul>
		UM0470.
09-Feb-2012	3	Added part number STM8L151C2. Updated the captions of <i>Figure 3</i> and <i>Figure 4</i> . <i>Table: Low-density STM8L151x2/3 pin description</i> : updated OD column of NRST/PA1 pin. <i>Figure: UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra</i> <i>thin fine pitch quad flat package outline</i> : removed the line over A1. <i>Figure Recommended UFQFPN28 footprint</i> <i>(dimensions in mm):</i> updated title. <i>Table: TSSOP20 - 20-pin thin shrink small outline</i> <i>package mechanical data:</i> updated title.
06-Jul-2012	4	<ul> <li>Added "I/O level" in Table: Legend/abbreviation for table 4 and Table: Low-density STM8L151x2/3 pin description.</li> <li>Updated Figure: UFQFPN20 - 20-lead ultra thin fine pitch quad flat package outline (3x3).</li> <li>Updated Figure: SPI1 timing diagram - master mode.</li> <li>Updated Table: Voltage characteristics and Table: I/O static characteristics.</li> </ul>
11-Apr-2014	5	Updated Table: UFQFPN20 - 20-lead ultra thin fine pitch quad flat package (3x3) package mechanical data, added notes on Table: TSSOP20 - 20-pin thin shrink small outline package mechanical data. Changed reset value of SYSCFG_RMPCR1 register on Table: General hardware register map. Updated Table: Low-density STM8L151x2/3 pin description and Table: Embedded reset and power control block characteristics.



Date	Revision	Changes
18-Dec-2014	6	Updated Section: UFQFPN20 package information. Replaced "ultralow power" occurrences with "ultra-low- power", and "Low density" with "low-density" where applicable.
08-Apr-2015	7	Added:
		<ul> <li>Figure 44: LQFP48 marking example (package top view),</li> </ul>
		<ul> <li>Figure 47: UFQFPN32 marking example (package top view),</li> </ul>
		<ul> <li>Figure 50: UFQFPN28 marking example (package top view),</li> </ul>
		<ul> <li>Figure 53: UFQFPN20 marking example (package top view),</li> </ul>
		<ul> <li>Figure 56: TSSOP20 marking example (package top view).</li> </ul>
		Updated:
		<ul> <li>Table 63: Low-density STM8L151x2/3 ordering information scheme.</li> </ul>
		Moved Section 10.7: Thermal characteristics to Section 10: Package information.
01-Oct-2016	8	In <i>Table 4: Low-density</i> STM8L151x2/3 pin description row corresponding to pin names PD6/ADC1_IN8 / RTC_CALIB/COMP1_INP, inserted pin number 35 in LQFP48 column.

Table 64. Document revision history (continued)

