



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	18MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	26
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	28-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc938fdh-529

2.2 Additional features

- A high performance 80C51 CPU provides instruction cycle times of 111 ns to 222 ns for all instructions except multiply and divide when executing at 18 MHz. This is six times the performance of the standard 80C51 running at the same clock frequency. A lower clock frequency for the same performance results in power savings and reduced EMI.
- Serial Flash ICP allows simple production coding with commercial EPROM programmers. Flash security bits prevent reading of sensitive application programs.
- Serial Flash ISP allows coding while the device is mounted in the end application.
- In-Application Programming of the Flash code memory. This allows changing the code in a running application.
- Watchdog timer with separate on-chip oscillator, requiring no external components. The watchdog prescaler is selectable from eight values.
- Low voltage reset (brownout detect) allows a graceful system shutdown when power fails. May optionally be configured as an interrupt.
- Idle and two different power-down reduced power modes. Improved wake-up from Power-down mode (a LOW interrupt input starts execution). Typical power-down current is 1 μA (total power-down with voltage comparators disabled).
- Active-LOW reset. On-chip power-on reset allows operation without external reset components. A reset counter and reset glitch suppression circuitry prevent spurious and incomplete resets. A software reset function is also available.
- Configurable on-chip oscillator with frequency range options selected by user programmed Flash configuration bits. Oscillator options support frequencies from 20 kHz to the maximum operating frequency of 18 MHz.
- Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator allowing it to perform an oscillator fail detect function.
- Programmable port output configuration options: quasi-bidirectional, open drain, push-pull, input-only.
- Port 'input pattern match' detect. Port 0 may generate an interrupt when the value of the pins match or do not match a programmable pattern.
- LED drive capability (20 mA) on all port pins. A maximum limit is specified for the entire chip.
- Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns minimum ramp times.
- Only power and ground connections are required to operate the P89LPC938 when internal reset option is selected.
- Four interrupt priority levels.
- Eight keypad interrupt inputs, plus two additional external interrupt inputs.
- Schmitt trigger port inputs.
- Second data pointer.
- Emulation support.

6. Pinning information

6.1 Pinning








 Table 3:
 Pin description ...continued

Symbol	Pin		Туре	Description		
	TSSOP28, PLCC28	HVQFN28				
P0.2/CIN2A/	25	21	I/O	P0.2 — Port 0 bit 2.		
KBI2/AD01			I	CIN2A — Comparator 2 positive input A.		
			I	KBI2 — Keyboard input 2.		
			I	AD01 — ADC0 channel 1 analog input.		
P0.3/CIN1B/	24	20	I/O	P0.3 — Port 0 bit 3.		
KBI3/AD02			I	CIN1B — Comparator 1 positive input B.		
			I	KBI3 — Keyboard input 3.		
			I	AD02 — ADC0 channel 2 analog input.		
P0.4/CIN1A/	23	19	I/O	P0.4 — Port 0 bit 4.		
KBI4/AD03			I	CIN1A — Comparator 1 positive input A.		
			I	KBI4 — Keyboard input 4.		
			I	AD03 — ADC0 channel 3 analog input.		
P0.5/CMPREF/	22	18	I/O	P0.5 — Port 0 bit 5.		
KBI5			I	CMPREF — Comparator reference (negative) input.		
			I	KBI5 — Keyboard input 5.		
P0.6/CMP1/	20	16	I/O	P0.6 — Port 0 bit 6.		
KBI6			0	CMP1 — Comparator 1 output.		
			I	KBI6 — Keyboard input 6.		
P0.7/T1/KBI7	19	15	I/O	P0.7 — Port 0 bit 7.		
			I/O	T1 — Timer/counter 1 external count input or overflow output.		
			I	KBI7 — Keyboard input 7.		
P1.0 to P1.7			I/O, I [1]	Port 1: Port 1 is an 8-bit I/O port with a user-configurable output type, except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to Section 7.13.1 "Port configurations" and Table 10 "DC electrical characteristics" for details. P1.2 to P1.3 are open drain when used as outputs. P1.5 is input only. All pins have Schmitt triggered inputs.		
P1.0/TXD	18	14	I/O	P1.0 — Port 1 bit 0.		
			0	TXD — Transmitter output for the serial port.		
P1.1/RXD	17	13	I/O	P1.1 — Port 1 bit 1.		
		-	1	RXD — Receiver input for the serial port.		
P1.2/T0/SCL	12	8	I/O	P1.2 — Port 1 bit 2 (open-drain when used as output).		
			I/O	T0 — Timer/counter 0 external count input or overflow output (open-drain when used as output).		
			I/O	SCL — I ² C serial clock input/output.		



 Table 3:
 Pin description ...continued

Symbol	Pin		Туре	Description
	TSSOP28, PLCC28	HVQFN28		
P1.3/INTO/SDA	11	7	I/O	P1.3 — Port 1 bit 3 (open-drain when used as output).
			I	INT0 — External interrupt 0 input.
			I/O	SDA — I ² C serial data input/output.
P1.4/ INT1	10	6	I	P1.4 — Port 1 bit 4.
			I	INT1 — External interrupt 1 input.
P1.5/RST	6	2	I	P1.5 — Port 1 bit 5 (input only).
			I	\overline{RST} — External Reset input during power-on or if selected via UCFG1. When functioning as a reset input, a LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force In-System Programming mode. When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until V_{DD} has reached its specified level. When system power is removed V_{DD} will fall below the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when V_{DD} falls below the minimum specified operating range.
P1.6/OCB	5	1	I/O	P1.6 — Port 1 bit 6.
			0	OCB — Output Compare B.
P1.7/OCC/	4	28	I/O	P1.7 — Port 1 bit 7.
AD04			0	OCC — Output Compare C.
			I	AD04 — ADC0 channel 4 analog input.
P2.0 to P2.7			I/O	Port 2: Port 2 is an 8-bit I/O port with a user-configurable output type. During reset Port 2 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 2 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to Section 7.13.1 "Port configurations" and Table 10 "DC electrical characteristics" for details. All pins have Schmitt triggered inputs.
				Port 2 also provides various special functions as described below:
P2.0/ICB/AD07	1	25	I/O	P2.0 — Port 2 bit 0.
			I	ICB — Input Capture B.
			l	AD07 — ADC0 channel 7 analog input.
P2.1/OCD/	2	26	I/O	P2.1 — Port 2 bit 1.
AD06			0	OCD — Output Compare D.
			I	AD06 — ADC0 channel 6 analog input.
P2.2/MOSI	13	9	I/O	P2.2 — Port 2 bit 2.
			I/O	MOSI — SPI master out slave in. When configured as master, this pin is output; when configured as slave, this pin is input.
P2.3/MISO	14	10	I/O	P2.3 — Port 2 bit 3.
			I/O	$\mbox{\bf MISO}$ — When configured as master, this pin is input, when configured as slave, this pin is output.

Philips

Semiconductors

Table 4: P89LPC938 Special function registers * indicates SFRs that are bit addressable.

Name	Description	SFR	Bit functi	ons and ad	dresses						Reset	value
		addr.	MSB							LSB	Hex	Binary
	Bit	address	E7	E 6	E5	E4	E3	E2	E1	E0		'
ACC*	Accumulator	E0H									00	00000000
AD0CON	ADC0 control register	97H	ENBI0	ENADCI 0	TMM0	EDGE0	ADCI0	ENADC0	ADCS01	ADCS00	00	00000000
AD0INS	ADC0 input select	АЗН	ADI07	ADI06	ADI05	ADI04	ADI03	ADI02	ADI01	ADI00	00	00000000
AD0MOE A	ADC0 mode register A	C0H	BNDI0	BURST0	SCC0	SCAN0	-	-	-	-	00	00000000
AD0MOE B	ADC0 mode register B	A1H	CLK2	CLK1	CLK0	-	-	-	-	-	00	000x0000
AUXR1	Auxiliary function register	A2H	CLKLP	EBRR	ENT1	ENT0	SRST	0	-	DPS	00	000000x0
	Bit	address	F7	F6	F5	F4	F3	F2	F1	F0		
B*	B register	F0H									00	00000000
BRGR0	Baud rate generator rate lov	v BEH									00	00000000
BRGR1	Baud rate generator rate high	jh BFH									00	00000000
BRGCO	N Baud rate generator control	BDH	-	-	-	-	-	-	SBRGS	BRGEN	00 [1]	xxxxxx00
CCCRA	Capture compare A control register	EAH	ICECA2	ICECA1	ICECA0	ICESA	ICNFA	FCOA	OCMA1	OCMA0	00	0000000
CCCRB	Capture compare B control register	EBH	ICECB2	ICECB1	ICECB0	ICESB	ICNFB	FCOB	OCMB1	OCMB0	00	0000000
CCCRC	Capture compare C control register	ECH	-	-	-	-	-	FCOC	OCMC1	OCMC0	00	xxxxx000
CCCRD	Capture compare D control register	EDH	-	-	-	-	-	FCOD	OCMD1	OCMD0	00	xxxxx000
CMP1	Comparator 1 control registe	er ACH	-	-	CE1	CP1	CN1	OE1	CO1	CMF1	00[2]	xx000000
CMP2	Comparator 2 control registe	er ADH	-	-	CE2	CP2	CN2	OE2	CO2	CMF2	00 [2]	xx000000
DEECON	I Data EEPROM control register	F1H	EEIF	HVERR	ECTL1	ECTL0	-	-	-	EADR8	0E	00001110
DEEDAT	Data EEPROM data registe	r F2H									00	00000000
DEEADR	Data EEPROM address register	F3H									00	00000000
DIVM	CPU clock divide-by-M control	95H									00	00000000

7.2 Enhanced CPU

The P89LPC938 uses an enhanced 80C51 CPU which runs at six times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.

7.3 Clocks

7.3.1 Clock definitions

The P89LPC938 device has several internal clocks as defined below:

OSCCLK — Input to the DIVM clock divider. OSCCLK is selected from one of four clock sources (see <u>Figure 6</u>) and can also be optionally divided to a slower frequency (see Section 7.8 "CCLK modification: DIVM register").

Note: fosc is defined as the OSCCLK frequency.

CCLK — CPU clock; output of the clock divider. There are two CCLK cycles per machine cycle, and most instructions are executed in one to two machine cycles (two or four CCLK cycles).

RCCLK — The internal 7.373 MHz RC oscillator output.

PCLK — Clock for the various peripheral devices and is ^{CCLK}/₂.

7.3.2 CPU clock (OSCCLK)

The P89LPC938 provides several user-selectable oscillator options in generating the CPU clock. This allows optimization for a range of needs from high precision to lowest possible cost. These options are configured when the Flash is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source. The crystal oscillator can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 18 MHz.

7.3.3 Low speed oscillator option

This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this configuration.

7.3.4 Medium speed oscillator option

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.

7.3.5 High speed oscillator option

This option supports an external crystal in the range of 4 MHz to 18 MHz. Ceramic resonators are also supported in this configuration.

7.3.6 Clock output

The P89LPC938 supports a user-selectable clock output function on the XTAL2/CLKOUT pin when crystal oscillator is not being used. This condition occurs if another clock source has been selected (on-chip RC oscillator, watchdog oscillator, external clock input on X1) and if the RTC is not using the crystal oscillator as its clock source. This allows external devices to synchronize to the P89LPC938. This output is enabled by the ENCLK bit in the TRIM register.

P89LPC938

8-bit microcontroller with 10-bit A/D converter

7.7 CCLK wake-up delay

The P89LPC938 has an internal wake-up timer that delays the clock until it stabilizes depending on the clock source used. If the clock source is any of the three crystal selections (low, medium and high frequencies) the delay is 992 OSCCLK cycles plus 60 to 100 μs . If the clock source is either the internal RC oscillator, watchdog oscillator, or external clock, the delay is 224 OSCCLK cycles plus 60 μs to 100 μs .

7.8 CCLK modification: DIVM register

The OSCCLK frequency can be divided down up to 510 times by configuring a dividing register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can retain the ability to respond to events that would not exit Idle mode by executing its normal program at a lower rate. This can also allow bypassing the oscillator start-up time in cases where Power-down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.

7.9 Low power select

The P89LPC938 is designed to run at 12 MHz (CCLK) maximum. However, if CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to '1' to lower the power consumption further. On any reset, CLKLP is '0' allowing highest performance access. This bit can then be set in software if CCLK is running at 8 MHz or slower.

7.10 Memory organization

The various P89LPC938 memory spaces are as follows:

DATA

128 bytes of internal data memory space (00h:7Fh) accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.

IDATA

Indirect Data. 256 bytes of internal data memory space (00h:FFh) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the DATA area and the 128 bytes immediately above it.

• SFR

Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via direct addressing.

XDATA

'External' Data or Auxiliary RAM. Duplicates the classic 80C51 64 kB memory space addressed via the MOVX instruction using the SPTR, R0, or R1. All or part of this space could be implemented on-chip. The P89LPC938 has 512 bytes of on-chip XDATA memory, plus extended SFRs located in XDATA.

7.14.1 Brownout detection

The brownout detect function determines if the power supply voltage drops below a certain level. The default operation is for a brownout detection to cause a processor reset, however it may alternatively be configured to generate an interrupt.

Brownout detection may be enabled or disabled in software.

If brownout detection is enabled, the brownout condition occurs when V_{DD} falls below the brownout trip voltage, V_{bo} (see <u>Table 10 "DC electrical characteristics"</u>), and is negated when V_{DD} rises above V_{bo} . If the P89LPC938 device is to operate with a power supply that can be below 2.7 V, BOE should be left in the unprogrammed state so that the device can operate at 2.4 V, otherwise continuous brownout reset may prevent the device from operating.

For correct activation of brownout detect, the V_{DD} rise and fall times must be observed. Please see Table 10 "DC electrical characteristics" for specifications.

7.14.2 Power-on detection

The Power-on detect has a function similar to the brownout detect, but is designed to work as power comes up initially, before the power supply voltage reaches a level where brownout detect can work. The POF flag in the RSTSRC register is set to indicate an initial power-up condition. The POF flag will remain set until cleared by software.

7.15 Power reduction modes

The P89LPC938 supports three different power reduction modes. These modes are Idle mode, Power-down mode, and total Power-down mode.

7.15.1 Idle mode

Idle mode leaves peripherals running in order to allow them to activate the processor when an interrupt is generated. Any enabled interrupt source or reset may terminate Idle mode.

7.15.2 Power-down mode

The Power-down mode stops the oscillator in order to minimize power consumption. The P89LPC938 exits Power-down mode via any reset, or certain interrupts. In Power-down mode, the power supply voltage may be reduced to the data retention voltage (V_{DDR}). This retains the RAM contents at the point where Power-down mode was entered. SFR contents are not guaranteed after V_{DD} has been lowered to V_{DDR} , therefore it is highly recommended to wake up the processor via reset in this case. V_{DD} must be raised to within the operating range before the Power-down mode is exited.

Some chip functions continue to operate and draw power during Power-down mode, increasing the total power used during power-down. These include: brownout detect, watchdog timer, comparators (note that comparators can be powered-down separately), and RTC/system timer. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock and the RTC is enabled.

8-bit microcontroller with 10-bit A/D converter

7.17 Timers/counters 0 and 1

The P89LPC938 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counter. An option to automatically toggle the T0 and/or T1 pins upon timer overflow has been added.

In the 'Timer' function, the register is incremented every machine cycle.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once during every machine cycle.

Timer 0 and Timer 1 have five operating modes (modes 0, 1, 2, 3 and 6). Modes 0, 1, 2 and 6 are the same for both Timers/Counters. Mode 3 is different.

7.17.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. In this mode, the Timer register is configured as a 13-bit register. Mode 0 operation is the same for Timer 0 and Timer 1.

7.17.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register are used.

7.17.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter with automatic reload. Mode 2 operation is the same for Timer 0 and Timer 1.

7.17.4 Mode 3

When Timer 1 is in Mode 3 it is stopped. Timer 0 in Mode 3 forms two separate 8-bit counters and is provided for applications that require an extra 8-bit timer. When Timer 1 is in Mode 3 it can still be used by the serial port as a baud rate generator.

7.17.5 Mode 6

In this mode, the corresponding timer can be changed to a PWM with a full period of 256 timer clocks.


7.17.6 Timer overflow toggle output


Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. The port outputs will be a logic 1 prior to the first timer overflow when this mode is turned on.

7.18 RTC/system timer

The P89LPC938 has a simple RTC that allows a user to continue running an accurate timer while the rest of the device is powered-down. The RTC can be a wake-up or an interrupt source. The RTC is a 23-bit down counter comprised of a 7-bit prescaler and a 16-bit loadable down counter. When it reaches all '0's, the counter will be reloaded again and the RTCF flag will be set. The clock source for this counter can be either the CPU clock (CCLK) or the XTAL oscillator, provided that the XTAL oscillator is not being used as

7.22.1 Typical SPI configurations





8-bit microcontroller with 10-bit A/D converter

If a comparator interrupt is enabled (except in Total Power-down mode), a change of the comparator output state will generate an interrupt and wake up the processor. If the comparator output to a pin is enabled, the pin should be configured in the push-pull mode in order to obtain fast switching times while in Power-down mode. The reason is that with the **oscillator** stopped, the temporary strong pull-up that normally occurs during switching on a quasi-bidirectional port pin does not take place.

Comparators consume power in Power-down and Idle modes, as well as in the normal operating mode. This fact should be taken into account when system power consumption is an issue. To minimize power consumption, the user can disable the comparators via PCONA.5, or put the device in Total Power-down mode.

7.24 KBI

The Keypad Interrupt function is intended primarily to allow a single interrupt to be generated when Port 0 is equal to or not equal to a certain pattern. This function can be used for bus address recognition or keypad recognition. The user can configure the port via SFRs for different tasks.

The Keypad Interrupt Mask Register (KBMASK) is used to define which input pins connected to Port 0 can trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to define a pattern that is compared to the value of Port 0. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set when the condition is matched while the Keypad Interrupt function is active. An interrupt will be generated if enabled. The PATN_SEL bit in the Keypad Interrupt Control Register (KBCON) is used to define equal or not-equal for the comparison.

In order to use the Keypad Interrupt as an original KBI function like in 87LPC76x series, the user needs to set KBPATN = 0FFH and PATN_SEL = 1 (not equal), then any key connected to Port 0 which is enabled by the KBMASK register will cause the hardware to set KBIF and generate an interrupt if it has been enabled. The interrupt may be used to wake up the CPU from Idle or Power-down modes. This feature is particularly useful in handheld, battery-powered systems that need to carefully manage power consumption yet also need to be convenient to use.

In order to set the flag and cause an interrupt, the pattern on Port 0 must be held longer than 6 CCLKs.

8-bit microcontroller with 10-bit A/D converter

7.28.3 Flash organization

The program memory consists of eight 1 kB sectors on the P89LPC938 devices. Each sector can be further divided into 64-byte pages. In addition to sector erase, page erase, and byte erase, a 64-byte page register is included which allows from 1 to 64 bytes of a given page to be programmed at the same time, substantially reducing overall programming time.

7.28.4 Using Flash as data storage

The Flash code memory array of this device supports individual byte erasing and programming. Any byte in the code memory array may be read using the MOVC instruction, provided that the sector containing the byte has not been secured (a MOVC instruction is not allowed to read code memory contents of a secured sector). Thus any byte in a non-secured sector may be used for non-volatile data storage.

7.28.5 Flash programming and erasing

Four different methods of erasing or programming of the Flash are available. The Flash may be programmed or erased in the end-user application (IAP) under control of the application's firmware. Another option is to use the ICP mechanism. This ICP system provides for programming through a serial clock/serial data interface. As shipped from the factory, the upper 512 bytes of user code space contains a serial ISP routine allowing for the device to be programmed in circuit through the serial port. The Flash may also be programmed or erased using a commercially available EPROM programmer which supports this device. This device does not provide for direct verification of code memory contents. Instead, this device provides a 32-bit CRC result on either a sector or the entire user code space.

7.28.6 ICP

In-Circuit Programming is performed without removing the microcontroller from the system. The In-Circuit Programming facility consists of internal hardware resources to facilitate remote programming of the P89LPC938 through a two-wire serial interface. The Philips In-Circuit Programming facility has made in-circuit programming in an embedded application—using commercially available programmers—possible with a minimum of additional expense in components and circuit board area. The ICP function uses five pins. Only a small connector needs to be available to interface your application to a commercial programmer in order to use this feature. Additional details may be found in the *P89LPC938 User's Manual*.

7.28.7 IAP

In-Application Programming is performed in the application under the control of the microcontroller's firmware. The IAP facility consists of internal hardware resources to facilitate programming and erasing. The Philips In-Application Programming has made in-application programming in an embedded application possible without additional components. Two methods are available to accomplish IAP. A set of predefined IAP functions are provided in a Boot ROM and can be called through a common interface, PGM_MTP. Several IAP calls are available for use by an application program to permit selective erasing and programming of Flash sectors, pages, security bits, configuration bytes, and device ID. These functions are selected by setting up the microcontroller's registers before making a call to PGM_MTP at FF03H. The Boot ROM occupies the program memory space at the top of the address space from FF00 to FEFF hex, thereby not conflicting with the user program memory space.

8-bit microcontroller with 10-bit A/D converter

after the remaining input channels have been converted. After all selected channels have been converted, the process will repeat starting with the first selected channel. Additional conversion results will again cycle through the eight result register pairs, overwriting the previous results. Continous conversions continue until terminated by the user.

8.4.5 Dual channel, continuous conversion mode

This is a variation of the auto scan continuous conversion mode where conversion occurs on two user-selectable inputs. The result of the conversion of the first channel is placed in the result register pair, AD0DAT0R and AD0DAT0L. The result of the conversion of the second channel is placed in result register pair, AD0DAT1R and AD0DAT1L. The first channel is again converted and its result stored in AD0DAT2R and AD0DAT2L. The second channel is again converted and its result placed in AD0DAT3R and AD0DAT3L, etc. An interrupt is generated, if enabled, after every set of four or eight conversions (user selectable).

8.4.6 Single step mode

This special mode allows 'single-stepping' in an auto scan conversion mode. Any combination of the eight input channels can be selected for conversion. After each channel is converted, an interrupt is generated, if enabled, and the A/D waits for the next start condition. May be used with any of the start modes.

8.5 Conversion start modes

8.5.1 Timer triggered start

An A/D conversion is started by the overflow of Timer 0. Once a conversion has started, additional Timer 0 triggers are ignored until the conversion has completed. The Timer triggered start mode is available in all A/D operating modes.

8.5.2 Start immediately

Programming this mode immediately starts a conversion. This start mode is available in all A/D operating modes.

8.5.3 Edge triggered

An A/D conversion is started by rising or falling edge of P1.4. Once a conversion has started, additional edge triggers are ignored until the conversion has completed. The edge triggered start mode is available in all A/D operating modes.

8.6 Boundary limits interrupt

The A/D converter has both a high and low boundary limit register. The user may select whether an interrupt is generated when the conversion result is within (or equal to) the high and low boundary limits or when the conversion result is outside the boundary limits. An interrupt will be generated, if enabled, if the result meets the selected interrupt criteria. The boundary limit may be disabled by clearing the boundary limit interrupt enable.

An early detection mechanism exists when the interrupt criteria has been selected to be outside the boundary limits. In this case, after the four MSBs have been converted, these four bits are compared with the four MSBs of the boundary high and low registers. If the four MSBs of the conversion meet the interrupt criteria (i.e., outside the boundary limits) an interrupt will be generated, if enabled. If the four MSBs do not meet the interrupt

8-bit microcontroller with 10-bit A/D converter

criteria, the boundary limits will again be compared after all 8 MSBs have been converted. A boundary status register (BNDSTA0) flags the channels which caused a boundary interrupt.

8.7 Clock divider

The A/D converter requires that its internal clock source be in the range of 500 kHz to 3 MHz to maintain accuracy. A programmable clock divider that divides the clock from 1 to 8 is provided for this purpose.

8.8 Power-down and Idle mode

In Idle mode the A/D converter, if enabled, will continue to function and can cause the device to exit Idle mode when the conversion is completed if the A/D interrupt is enabled. In Power-down mode or Total Power-down mode, the A/D does not function. If the A/D is enabled, it will consume power. Power can be reduced by disabling the A/D.



 V_{DD} = 2.4 V to 3.6 V, unless otherwise specified.


 $T_{amb} = -40 \,^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$ for industrial applications, unless otherwise specified. [1][2]


Symbol	Parameter	Conditions	Variable	clock	f _{osc} =	12 MHz	Unit
			Min	Max	Min	Max	
SPICLKH	SPICLK HIGH time	see Figure 24,	1		l	1	
	3.0 MHz (master)	<u>25, 26, 27</u>	² /CCLK	-	165	-	ns
	2.0 MHz (slave)		3/CCLK	-	250	-	ns
tspiclkl	SPICLK LOW time	see Figure 24,					
	3.0 MHz (master)	<u>25, 26, 27</u>	² /CCLK	-	165	-	ns
	2.0 MHz (slave)		3/CCLK	-	250	-	ns
t _{SPIDSU}	SPI data set-up time	see <u>Figure 24,</u> <u>25, 26, 27</u>	100	-	100	-	ns
t _{SPIDH}	SPI data hold time	see <u>Figure 24,</u> <u>25, 26, 27</u>	100	-	100	-	ns
t _{SPIA}	SPI access time	see Figure 26,					
	2.0 MHz (slave)	<u>27</u>	0	120	0	120	ns
SPIDIS	SPI disable time	see Figure 26,				120 240	
	2.0 MHz (slave)	<u>27</u>	0	240	-	240	ns
t _{SPIDV}	SPI enable to output data valid time	see Figure 24,					
	2.0 MHz (slave)	<u>25, 26, 27</u>	-	240	-	240	ns
	3.0 MHz (master)		-	167	-	167	ns
t _{sріон}	SPI output data hold time	see <u>Figure 24,</u> <u>25, 26, 27</u>	0	-	0	-	ns
SPIR	SPI rise time	see Figure 24,					
	SPI outputs (SPICLK, MOSI, MISO)	<u>25, 26, 27</u>	-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, \overline{SS})		-	2000	-	2000	ns
SPIF	SPI fall time	see Figure 24,					
	SPI outputs (SPICLK, MOSI, MISO)	<u>25, 26, 27</u>	-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns

^[1] Parameters are valid over operating temperature range unless otherwise specified.

^[2] Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

11.1 Waveforms





12.2 A/D converter electrical characteristics

Table 15: A/D converter electrical characteristics

 V_{DD} = 2.4 V to 3.6 V, unless otherwise specified.

 T_{amb} = -40 °C to +85 °C for industrial applications, unless otherwise specified.

All limits valid for an external source impedance of less than 10 k Ω .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{IA}	analog input voltage		$V_{SS} - 0.2$	-	$V_{SS} + 0.2$	V
C _{iss}	analog input capacitance		-	-	15	pF
E _D	differential non-linearity		-	-	±1	LSB
E _{L(adj)}	integral non-linearity		-	-	±1	LSB
Eo	offset error		-	-	±2	LSB
E _G	gain error		-	-	±1	%
E _{u(tot)}	total unadjusted error		-	-	±2	LSB
M _{CTC}	channel-to-channel matching		-	-	±1	LSB
$\alpha_{ct(port)}$	crosstalk between port inputs	0 kHz to 100 kHz	-	-	-60	dB
SR _{in}	input slew rate		-	-	100	V/ms
T _{cy(ADC)}	ADC clock cycle		111	-	3125	ns
t _{ADC}	conversion time	A/D enabled	-	-	36T _{cy(ADC)}	μs

8-bit microcontroller with 10-bit A/D converter



15. Revision history

Table 17: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
P89LPC938_1	20050225	Product data sheet	-	9397 750 14051	-



16. Data sheet status

Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

17. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

18. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

19. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

8-bit microcontroller with 10-bit A/D converter

20. Contents

1	General description	1
2	Features	
2.1	Principal features	1
2.2	Additional features	2
3	Ordering information	3
3.1	Ordering options	3
4	Block diagram	
5	Functional diagram	
6	Pinning information	
6.1	Pinning	6
6.2	Pin description	-
7	Functional description	
7.1		11
7.2	•	19
7.3		19
7.4	On-chip RC oscillator option	20
7.5	Watchdog oscillator option	
7.6	External clock input option	
7.7	CCLK wake-up delay	
7.8	CCLK modification: DIVM register	
7.9	Low power select	
7.10	Memory organization	
7.11	Data RAM arrangement	22
7.12	Interrupts	22
7.13	I/O ports	24
7.14	Power monitoring functions	25
7.15	Power reduction modes	26
7.16	Reset	
7.17	Timers/counters 0 and 1	
7.18	RTC/system timer	28
7.19		29
7.20	_	32
7.21	I ² C-bus serial interface	
7.22		37
7.23	9	40
7.24		41
7.25	Watchdog timer	
7.26	Additional features	
7.27		43
7.28	, ,	43
7.29		46 46
7.30	, , , , , , , , , , , , , , , , , , ,	46
8		46
8.1		46
8.2		46
8.3	Block diagram	47

8.4	A/D operating modes	47
8.5	Conversion start modes	48
8.6	Boundary limits interrupt	48
8.7	Clock divider	49
8.8	Power-down and Idle mode	49
9	Limiting values	50
10	Static characteristics	51
11	Dynamic characteristics	53
11.1	Waveforms	57
11.2	ISP entry mode	60
12	Other characteristics	60
12.1	Comparator electrical characteristics	60
12.2	A/D converter electrical characteristics	61
13	Package outline	62
14	Abbreviations	65
15	Revision history	66
16	Data sheet status	67
17	Definitions	67
18	Disclaimers	67
19	Contact information	67

© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

