

Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	202752
Number of I/O	356
Number of Gates	1000000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	456-BBGA
Supplier Device Package	456-PBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/apa1000-bgg456m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

### **General Description**

ProASICPLUS Architecture	. 1-2
Timing Control and Characteristics	1-13
Sample Implementations	1-16
Adjustable Clock Delay	1-16
Clock Skew Minimization	1-16
PLL Electrical Specifications	1-21
Design Environment	1-28
ISP	1-28
Related Documents	1-29
Package Thermal Characteristics	1-30
Calculating Typical Power Dissipation	1-31
Operating Conditions	1-34
Tristate Buffer Delays	1-45
Output Buffer Delays	1-47
Input Buffer Delays	1-49
Global Input Buffer Delays	1-51
Predicted Global Routing Delay	1-53
Global Routing Skew	1-53
Module Delays	1-54
Sample Macrocell Library Listing	1-54
Embedded Memory Specifications	1-57
Pin Description	1-76
Recommended Design Practice for V <sub>PN</sub> /V <sub>PP</sub>	1-77

## Package Pin Assignments

2-1
2-3
2-5
2-12
2-16
2-22
2-37
2-40
2-45
2-51
2-59
2-69
2-78

## **Datasheet Information**

List of Changes	3-1
Data Sheet Categories	3-8
Export Administration Regulations (EAR)	3-8
Actel Safety Critical, Life Support, and High-Reliability Applications Policy	3-8

# ProASIC<sup>PLUS</sup> Architecture

The proprietary ProASIC<sup>PLUS</sup> architecture provides granularity comparable to gate arrays.

The ProASIC<sup>PLUS</sup> device core consists of a Sea-of-Tiles (Figure 1-1). Each tile can be configured as a three-input logic function (e.g., NAND gate, D-Flip-Flop, etc.) by programming the appropriate Flash switch interconnections (Figure 1-2 and Figure 1-3 on page 1-3). Tiles and larger functions are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Flash switches are programmed to connect signal lines to

the appropriate logic cell inputs and outputs. Dedicated high-performance lines are connected as needed for fast, low-skew global signal distribution throughout the core. Maximum core utilization is possible for virtually any design.

ProASIC<sup>PLUS</sup> devices also contain embedded, two-port SRAM blocks with built-in FIFO/RAM control logic. Programming options include synchronous or asynchronous operation, two-port RAM configurations, user defined depth and width, and parity generation or checking. Please see the "Embedded Memory Configurations" section on page 1-23 for more information.



Figure 1-1 • The ProASIC<sup>PLUS</sup> Device Architecture



Figure 1-2 • Flash Switch



Figure 1-16 • Using the PLL 33 MHz In, 133 MHz Out



Figure 1-17 • Using the PLL 40 MHz In, 50 MHz Out

## **PLL I/O Constraints**

PLL locking is guaranteed only when the following constraints are followed:

Table 1-10 • PLL I/O Constrain
--------------------------------

	T <sub>J</sub> ≤ -40°C		Value T <sub>J</sub> > –40°C
I/О Туре	PLL locking is guaranteed only when using low drive strength and low slew rate I/O. PLL locking may be inconsistent when using high drive strength or high slew rate I/Os		No Constraints
SSO	APA300	Hermetic packages $\leq$ 8 SSO	With FIN $\leq$ 180 MHz and
		Plastic packages ≤ 16 SSO	outputs switching simultaneously
	APA600	Hermetic packages ≤ 16 SSO	
		Plastic packages ≤ 32 SSO	
	APA1000	Hermetic packages ≤ 16 SSO	
		Plastic packages ≤ 32 SSO	
	APA300	Hermetic packages ≤ 12 SSO	With FIN $\leq$ 50 MHz and half
		Plastic packages ≤ 20 SSO	outputs switching on positive clock edge, half switching on
	APA600	Hermetic packages ≤ 32 SSO	the negative clock edge no less
		Plastic packages ≤ 64 SSO	than TUnsec later
	APA1000	Hermetic packages $\leq$ 32 SSO	
		Plastic packages ≤ 64 SSO	



**Note:** Each RAM block contains a multiplexer (called DMUX) for each output signal, increasing design efficiency. These DMUX cells do not consume any core logic tiles and connect directly to high-speed routing resources between the RAM blocks. They are used when RAM blocks are cascaded and are automatically inserted by the software tools.

Figure 1-21 • Example SRAM Block Diagrams

Table 1-14 •	Memory	Block SRAM	Interface	Signals
--------------	--------	------------	-----------	---------

SRAM Signal	Bits	In/Out	Description
WCLKS	1	In	Write clock used on synchronization on write side
RCLKS	1	In	Read clock used on synchronization on read side
RADDR<0:7>	8	In	Read address
RBLKB	1	In	Read block select (active Low)
RDB	1	In	Read pulse (active Low)
WADDR<0:7>	8	In	Write address
WBLKB	1	In	Write block select (active Low)
DI<0:8>	9	In	Input data bits <0:8>, <8> can be used for parity In
WRB	1	In	Write pulse (active Low)
DO<0:8>	9	Out	Output data bits <0:8>, <8> can be used for parity Out
RPE	1	Out	Read parity error (active High)
WPE	1	Out	Write parity error (active High)
PARODD	1	In	Selects Odd parity generation/detect when High, Even parity when Low

Note: Not all signals shown are used in all modes.



#### Figure 1-23 • APA1000 Memory Block Architecture



Total Memory Blocks Used = 10 Total Memory Bits = 23,040





Figure 1-25 • Multi-Port Memory Usage

## **Design Environment**

The ProASICPLUS family of FPGAs is fully supported by both Actel's Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is an integrated design manager that seamlessly integrates design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment (see Actel's website for more information about Libero IDE). Libero IDE includes Synplify<sup>®</sup> AE from Synplicity<sup>®</sup>, ViewDraw<sup>®</sup> AE from Mentor Graphics<sup>®</sup>, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics, WaveFormer Lite™ AE from SynaptiCAD<sup>®</sup>, PALACE™ AE Physical Synthesis from Magma, and Designer software from Actel.

PALACE is an effective tool when designing with ProASIC<sup>PLUS</sup>. PALACE AE Physical Synthesis from Magma takes an EDIF netlist and optimizes the performance of ProASIC<sup>PLUS</sup> devices through a physical placement-driven process, ensuring that timing closure is easily achieved.

Actel's Designer software is a place-and-route tool that provides a comprehensive suite of back-end support tools for FPGA development. The Designer software includes the following:

- Timer a world-class integrated static timing analyzer and constraints editor that support timing-driven place-and-route
- NetlistViewer a design netlist schematic viewer
- ChipPlanner a graphical floorplanner viewer and editor
- SmartPower allows the designer to quickly estimate the power consumption of a design
- PinEditor a graphical application for editing pin assignments and I/O attributes
- I/O Attribute Editor displays all assigned and unassigned I/O macros and their attributes in a spreadsheet format

With the Designer software, a user can lock the design pins before layout while minimally impacting the results of place-and-route. Additionally, Actel's back-annotation flow is compatible with all the major simulators. Another tool included in the Designer software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from EDA vendors, such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

## ISP

The user can generate \*.bit or \*.stp programming files from the Designer software and can use these files to program a device.

ProASIC<sup>PLUS</sup> devices can be programmed in-system. For more information on ISP of ProASIC<sup>PLUS</sup> devices, refer to the *In-System Programming ProASIC<sup>PLUS</sup> Devices* and *Performing Internal In-System Programming Using Actel's ProASIC<sup>PLUS</sup> Devices* application notes. Prior to being programmed for the first time, the ProASIC<sup>PLUS</sup> device I/Os are in a tristate condition with the pull-up resistor option enabled.

## **Package Thermal Characteristics**

The ProASIC<sup>PLUS</sup> family is available in several package types with a range of pin counts. Actel has selected packages based on high pin count, reliability factors, and superior thermal characteristics.

Thermal resistance defines the ability of a package to conduct heat away from the silicon, through the package to the surrounding air. Junction-to-ambient thermal resistance is measured in degrees Celsius/Watt and is represented as Theta ja  $(\Theta_{ja})$ . The lower the thermal resistance, the more efficiently a package will dissipate heat.

A package's maximum allowed power (P) is a function of maximum junction temperature  $(T_J)$ , maximum ambient operating temperature  $(T_A)$ , and junction-to-ambient thermal resistance  $\Theta_{ia}$ . Maximum junction temperature is

the maximum allowable temperature on the active surface of the IC and is 110° C. P is defined as:

$$P = \frac{T_J - T_A}{\Theta_{ja}}$$

EQ 1-4

 $\Theta_{ja}$  is a function of the rate (in linear feet per minute (lfpm)) of airflow in contact with the package. When the estimated power consumption exceeds the maximum allowed power, other means of cooling, such as increasing the airflow rate, must be used. The maximum power dissipation allowed for a Military temperature device is specified as a function of  $\Theta_{jc}$ . The absolute maximum junction temperature is 150°C.

The calculation of the absolute maximum power dissipation allowed for a Military temperature application is illustrated in the following example for a 456-pin PBGA package:

Maximum Power Allowed = 
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. case temp. (°C)}}{\theta_{ic}(°C/W)} = \frac{150°C - 125°C}{3.0°C/W} = 8.333W$$

EQ 1-5

 $\theta_{ja}$ 1.0 m/s 2.5 m/s **Plastic Packages Pin Count** Still Air 200 ft./min. 500 ft./min. Units  $\theta_{ic}$ Thin Ouad Flat Pack (TOFP) 100 14.0 33.5 27.4 25.0 °C/W Thin Quad Flat Pack (TQFP) 144 11.0 33.5 28.0 25.7 °C/W Plastic Quad Flat Pack (PQFP)<sup>1</sup> 208 8.0 26.1 22.5 20.8 °C/W PQFP with Heat spreader<sup>2</sup> 208 3.8 16.2 13.3 11.9 °C/W 456 15.6 Plastic Ball Grid Array (PBGA) 3.0 12.5 °C/W 11.6 Fine Pitch Ball Grid Array (FBGA) 144 3.8 26.9 22.9 21.5 °CW Fine Pitch Ball Grid Array (FBGA) 256 26.6 22.8 °C/W 3.8 21.5 Fine Pitch Ball Grid Array (FBGA)<sup>3</sup> 484 3.2 18.0 14.7 13.6 °C/W Fine Pitch Ball Grid Array (FBGA)<sup>4</sup> 484 3.2 20.5 17.0 15.9 °C/W Fine Pitch Ball Grid Array (FBGA) 676 3.2 16.4 13.0 12.0 °C/W 2.4 10.4 °C/W Fine Pitch Ball Grid Array (FBGA) 896 13.6 9.4 1152 1.8 8.9 7.9 °C/W Fine Pitch Ball Grid Array (FBGA) 12.0 Ceramic Quad Flat Pack (CQFP) 208 2.0 22.0 °C/W 19.8 18.0 Ceramic Quad Flat Pack (CQFP) 352 2.0 17.9 16.1 14.7 °C/W Ceramic Column Grid Array (CCGA/LGA) 624 6.5 8.9 8.5 8.0 °C/W

#### Table 1-16 • Package Thermal Characteristics

#### Notes:

1. Valid for the following devices irrespective of temperature grade: APA075, APA150, and APA300

2. Valid for the following devices irrespective of temperature grade: APA450, APA600, APA750, and APA1000

3. Depopulated Array

4. Full array

## **Calculating Typical Power Dissipation**

ProASIC<sup>PLUS</sup> device power is calculated with both a static and an active component. The active component is a function of both the number of tiles utilized and the system speed. Power dissipation can be calculated using the following formula:

### Total Power Consumption—P<sub>total</sub>

 $\mathsf{P}_{\mathsf{total}} = \mathsf{P}_{\mathsf{dc}} + \mathsf{P}_{\mathsf{ac}}$ 

where:

 $P_{dc} = 7 \text{ mW}$  for the APA075

8 mW for the APA150 11 mW for the APA300

12 mW for the APA300

12 mW for the APA600

13 mW for the APA750

19 mW for the APA1000

 $P_{dc}$  includes the static components of  $P_{VDDP}$  +  $P_{VDD}$  +  $P_{AVDD}$ 

 $P_{ac} = P_{clock} + P_{storage} + P_{logic} + P_{outputs} + P_{inputs} + P_{pll} + P_{memory}$ 

### Global Clock Contribution—P<sub>clock</sub>

 $P_{clock}$ , the clock component of power dissipation, is given by the piece-wise model: for R < 15000 the model is: (P1 + (P2\*R) - (P7\*R2)) \* Fs (lightly-loaded clock trees) for R > 15000 the model is: (P10 + P11\*R) \* Fs (heavily-loaded clock trees) where:

where:

- P1 = 100  $\mu$ W/MHz is the basic power consumption of the clock tree per MHz of the clock
- $P_{2} = 1.3 \,\mu$ W/MHz is the incremental power consumption of the clock tree per storage tile also per MHz of the clock
- $P7 = 0.00003 \,\mu$ W/MHz is a correction factor for partially-loaded clock trees
- P10 = 6850  $\mu$ W/MHz is the basic power consumption of the clock tree per MHz of the clock
- $P_{11} = 0.4 \mu$ W/MHz is the incremental power consumption of the clock tree per storage tile also per MHz of the clock
- R = the number of storage tiles clocked by this clock
- Fs = the clock frequency

### Storage-Tile Contribution—P<sub>storage</sub>

P<sub>storage</sub>, the storage-tile (Register) component of AC power dissipation, is given by

P<sub>storage</sub> = P5 \* ms \* Fs

where:

- P5 =  $1.1 \,\mu$ W/MHz is the average power consumption of a storage tile per MHz of its output toggling rate. The maximum output toggling rate is Fs/2.
- ms = the number of storage tiles (Register) switching during each Fs cycle

Fs = the clock frequency

The following is an APA750 example using a shift register design with 13,440 storage tiles (Register) and 0 logic tiles. This design has one clock at 10 MHz, and 24 outputs toggling at 5 MHz. We then calculate the various components as follows:

#### P<sub>clock</sub>

$$Fs = 10 MHz$$
  
 $R = 13.440$ 

=> 
$$P_{clock} = (P1 + (P2*R) - (P7*R^2)) * Fs = 121.5 mW$$

#### **P**<sub>storage</sub>

ms = 13,440 (in a shift register 100% of storage tiles are toggling at each clock cycle and Fs = 10 MHz)

=> P<sub>storage</sub> = P5 \* ms \* Fs = 147.8 mW

#### Plogic

mc = 0 (no logic tiles in this shift register)

 $\Rightarrow P_{logic} = 0 \text{ mW}$ 

#### Poutputs

$$C_{load} = 40 \text{ pF}$$

$$V_{DDP} = 3.3 \text{ V}$$

$$p = 24$$

$$Fp = 5 \text{ MHz}$$

=>  $P_{outputs} = (P4 + (C_{load} * V_{DDP}^2)) * p * Fp = 91.4 mW$ 

### Pinputs

q = 1 Fq = 10 MHz

=> P<sub>inputs</sub> = P8 \* q \* Fq = 0.3 mW

#### P<sub>memory</sub>

N<sub>memory</sub> = 0 (no RAM/FIFO blocks in this shift register)

 $\Rightarrow P_{memory} = 0 \text{ mW}$ 

#### Pac

=> 361 mW

#### P<sub>total</sub>

 $P_{dc} + P_{ac} = 374 \text{ mW}$  (typical)

## **Operating Conditions**

Standard and -F parts are the same unless otherwise noted. All -F parts are only available as commercial.

#### Table 1-17 • Absolute Maximum Ratings\*

Parameter	Condition	Minimum	Maximum	Units
Supply Voltage Core (V <sub>DD</sub> )		-0.3	3.0	V
Supply Voltage I/O Ring (V <sub>DDP</sub> )		-0.3	4.0	V
DC Input Voltage		-0.3	V <sub>DDP</sub> + 0.3	V
PCI DC Input Voltage		-1.0	V <sub>DDP</sub> + 1.0	V
PCI DC Input Clamp Current (absolute)	$V_{IN} < -1$ or $V_{IN} = V_{DDP} + 1$ V	10		mA
LVPECL Input Voltage		-0.3	V <sub>DDP</sub> + 0.5	V
GND		0	0	V

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the Recommended Operating Conditions.

Table 1-18	٠	Programming, Storage, and Operating Limits
------------	---	--

			Storage Temperature		Operating	
Product Grade	Programming Cycles (min.)	Program Retention (min.)	Min.	Max.	T <sub>J</sub> Max. Junction Temperature	
Commercial	500	20 years	–55°C	110°C	110°C	
Industrial	500	20 years	–55°C	110°C	110°C	
Military	100	Refer to Table 1-19 on page 1-35	–65°C	150°C	150°C	
MIL-STD-883	100	Refer to Table 1-19 on page 1-35	–65°C	150°C	150°C	

## Performance Retention

For devices operated and stored at 110°C or less, the performance retention period is 20 years after programming. For devices operated and stored at temperatures greater than 110°C, refer to Table 1-19 on page 1-35 to determine the performance retention period. Actel does not guarantee performance if the performance retention period is exceeded. Designers can determine the performance retention period from the following table.

Evaluate the percentage of time spent at the highest temperature, then determine the next highest temperature to which the device will be exposed. In Table 1-19 on page 1-35, find the temperature profile that most closely matches the application. Example – the ambient temperature of a system cycles between 100°C (25% of the time) and 50°C (75% of the time). No forced ventilation cooling system is in use. An APA600-PQ208M FPGA operates in the system, dissipating 1 W. The package thermal resistance (junction-to-ambient) in still air  $\Theta_{ja}$  is 20°C/W, indicating that the junction temperature of the FPGA will be 120°C (25% of the time) and 70°C (75% of the time). The entry in Table 1-19 on page 1-35, which most closely matches the application, is 25% at 125°C with 75% at 110°C. Performance retention in this example is at least 16.0 years.

Note that exceeding the stated retention period may result in a performance degradation in the FPGA below the worst-case performance indicated in the Actel Timer. To ensure that performance does not degrade below the worst-case values in the Actel Timer, the FPGA must be reprogrammed within the performance retention period. In addition, note that performance retention is independent of whether or not the FPGA is operating. The retention period of a device in storage at a given temperature will be the same as the retention period of a device operating at that junction temperature.

			Military	tary/MIL-STD-883B <sup>1</sup>		
Parameter	Conditions		Min.	Тур.	Max.	Units
Output High Voltage 3.3 V I/O, High Drive, High Slew (OB33PH)	I <sub>OH</sub> = –8 mA I <sub>OH</sub> = –16 mA		0.9*V <sub>DDP</sub> 2.4			
3.3V I/O, High Drive, Normal/ Low Slew (OB33PN/OB33PL)	I <sub>OH</sub> = –3mA I <sub>OH</sub> = –8mA		0.9*V <sub>DDP</sub> 2.4			V
3.3 V I/O, Low Drive , High/ Normal/Low Slew (OB33LH/ OB33LN/OB33LL)	I <sub>OH</sub> = -3 mA I <sub>OH</sub> = -8 mA		0.9*V <sub>DDP</sub> 2.4			
Output Low Voltage 3.3 V I/O, High Drive, High Slew (OB33PH)	I <sub>OL</sub> = 12 mA I <sub>OL</sub> = 17 mA I <sub>OL</sub> = 28 mA				0.1V <sub>DDP</sub> 0.4 0.7	
3.3V I/O, High Drive, Normal/ Low Slew (OB33PN/OB33PL))	I <sub>OL</sub> = 4 mA I <sub>OL</sub> = 6 mA I <sub>OL</sub> = 13 mA				0.1V <sub>DDP</sub> 0.4 0.7	V
3.3 V I/O, Low Drive, High/ Normal/Low Slew (OB33LH/ OB33LN/OB33LL)	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 6 \text{ mA}$ $I_{OL} = 13 \text{ mA}$				0.1V <sub>DDP</sub> 0.4 0.7	
Input High Voltage 3.3 V Schmitt Trigger Inputs 3.3 V LVTTL/LVCMOS 2.5 V Mode			1.6 2 1.7		$V_{DDP} + 0.3$ $V_{DDP} + 0.3$ $V_{DDP} + 0.3$	V
Input Low Voltage 3.3 V Schmitt Trigger Inputs 3.3 V LVTTL/LVCMOS 2.5 V Mode			-0.3 -0.3 -0.3		0.7 0.8 0.7	V
Weak Pull-up Resistance (IOB33U)	$V_{IN} \ge 1.5 V$		7		43	kΩ
Weak Pull-up Resistance (IOB25U)	$V_{IN} \ge 1.5 V$		7		43	kΩ
Input Current	with pull up ( $V_{IN} = GND$ )		-300		-40	μA
	without pull up ( $V_{IN}$ = GND or $V_{DD}$ )		-10		10	μA
Quiescent Supply Current (standby) Commercial	$V_{IN} = GND^2 \text{ or } V_{DD}$	Std. –F		5.0 5.0	15 25	mA mA
	ParameterOutput High Voltage3.3 V I/O, High Drive, High Slew(OB33PH)3.3V I/O, High Drive, Normal/Low Slew (OB33PN/OB33PL)3.3 V I/O, Low Drive , High/Normal/Low Slew (OB33LN/OB33LL)Output Low Voltage3.3 V I/O, High Drive, High Slew(OB33PH)3.3V I/O, High Drive, Normal/Low Slew (OB33PN/OB33LL)Output Low Voltage3.3 V I/O, High Drive, Normal/Low Slew (OB33PN/OB33PL))3.3 V I/O, Low Drive, High/Normal/Low Slew (OB33PN/OB33LL)Input High Voltage3.3 V Schmitt Trigger Inputs3.3 V LVTTL/LVCMOS2.5 V ModeInput Low Voltage3.3 V LVTTL/LVCMOS2.5 V ModeWeak Pull-up Resistance(IOB33U)Weak Pull-up Resistance(IOB25U)Input CurrentQuiescent Supply CurrentQuiescent Supply Current(standby)Commercial	ParameterConditionsOutput High Voltage 3.3 V I/O, High Drive, High Slew (DB33PH) $I_{OH} = -8 \text{ mA}$ $I_{OH} = -16 \text{ mA}$ 3.3 V I/O, Low Drive, Normal/ Low Slew (OB33PN/OB33PL) $I_{OH} = -3 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ 3.3 V I/O, Low Drive, High/ Normal/Low Slew (OB33LH/ OB33LI/OB33LI) $I_{OH} = -3 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ 3.3 V I/O, Low Drive, High/ Normal/Low Slew (OB33LH/ OB33PN) $I_{OL} = 12 \text{ mA}$ $I_{OL} = 17 \text{ mA}$ $I_{OL} = 28 \text{ mA}$ 3.3 V I/O, High Drive, Normal/ (OB33PH) $I_{OL} = 4 \text{ mA}$ $I_{OL} = 6 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 3.3 V I/O, Low Drive, High/ Normal/Low Slew (OB33LH/) $I_{OL} = 4 \text{ mA}$ $I_{OL} = 6 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 3.3 V I/O, Low Drive, High/ Normal/Low Slew (OB33LH/) $I_{OL} = 4 \text{ mA}$ $I_{OL} = 6 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 3.3 V I/O, Low Drive, High/ Normal/Low Slew (OB33LH) $I_{OL} = 4 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 3.3 V I/O, Low Drive, High/ Normal/Low Slew (OB33LH) $I_{OL} = 4 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 1.1 Input High Voltage 3.3 V LVTIL/LVCMOS 2.5 V Mode $I_{OL} = 4 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 1.2 Multi High Voltage 3.3 V LVTIL/LVCMOS 2.5 V Mode $I_{OL} = 4 \text{ mA}$ $I_{OL} = 5 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 1.2 Multi High Voltage 3.3 V LVTIL/LVCMOS 2.5 V Mode $V_{IN} \ge 1.5 \text{ V}$ 1.3 Multi High Voltage 3.3 V LVTIL/LVCMOS 2.5 V Mode $V_{IN} \ge 1.5 \text{ V}$ 1.4 Multi High Voltage 3.3 V LVTIL/LVCMOS 2.5 V Modewith pull up (V_{IN} = GND or V_{DD})1.4 Multi High Voltage 3.3 V LVTIL/LVCMOS 2.5 V ModeWith pull	ParameterConditionsOutput High Voltage 3.3 V VO, High Drive, High Slew (DB33PH) $I_{OH} = -8 \text{ mA}$ $I_{OH} = -16 \text{ mA}$ 3.3 V I/O, High Drive, Normal Low Slew (OB33PN/OB33PL) $I_{OH} = -3 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ 3.3 V I/O, Low Drive, High' OB33LN/OB33LD $I_{OH} = -3 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ 3.3 V I/O, High Drive, High Slew (DB33PN/OB33LL) $I_{OH} = -3 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ Output Low Voltage 3.3 V I/O, High Drive, High Slew (DB33PN/OB33PL) $I_{OL} = 12 \text{ mA}$ $I_{OL} = 28 \text{ mA}$ 3.3 V I/O, High Drive, Normal/ Low Slew (OB33PN/OB33PL) $I_{OL} = 4 \text{ mA}$ $I_{OL} = 28 \text{ mA}$ 3.3 V I/O, Low Drive, High' Normal/Low Slew (OB33PN/OB33PL) $I_{OL} = 4 \text{ mA}$ $I_{OL} = 26 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 3.3 V I/O, Low Drive, High' Normal/Low Slew (OB33LH) $I_{OL} = 4 \text{ mA}$ $I_{OL} = 6 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 3.3 V I/O, Low Drive, High' Normal/Low Slew (OB33LH) $I_{OL} = 4 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 3.3 V VO, Low Drive, High' Normal/Low Slew (OB33LH) $I_{OL} = 4 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 3.3 V I/O, Low Drive, High' Normal/Low Slew (OB33LH) $I_{OL} = 5 \text{ mA}$ $I_{OL} = 13 \text{ mA}$ 3.3 V I/O, Low Drive, High' Normal/Low Slew (OB33LH) $I_{OL} = 5 \text{ mA}$ $I_{OL} = 5 \text{ mA}$ 0.1 (Dut Low Voltage 3.3 V Schmitt Trigger Inputs 3.3 V I/TTL/IVCMOS 	ParameterConditionsMilitaryOutput High Voltage 3.3 V VO, High Drive, High Slew (D833PH/) $ _{OH} = -8 \text{ mA}  _{OH} = -16 \text{ mA}$ $0.9*V_{DDP}  _{2.4}$ 3.3 V VO, High Drive, Normal/ Low Slew (OB33PN/0B33PL) $ _{OH} = -3mA  _{OH} = -8mA$ $0.9*V_{DDP}  _{2.4}$ 3.3 V VO, Low Drive , High OB33LN/OB33L1) $ _{OH} = -3mA  _{OH} = -8mA  _{2.4}$ $0.9*V_{DDP}  _{2.4}$ 0.0tput Low Voltage 3.3 V VO, High Drive, Normal/ (D833PH/) $ _{OL} = 12 \text{ mA}  _{OH} = -8 \text{ mA}  _{2.4}$ $0.9*V_{DDP}  _{2.4}$ 0.0tput Low Voltage 3.3 V VO, High Drive, Normal/ Low Slew (OB33PL) $ _{OL} = 12 \text{ mA}  _{OI} = 28 \text{ mA}  _{2.4}$ $0.9*V_{DDP}  _{2.4}$ 0.0tput Low Voltage 3.3 V VO, Low Drive, High V Low Slew (OB33PL) $ _{OL} = 4 \text{ mA}  _{OL} = 6 \text{ mA}  _{OI} = 6 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 6 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 6 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 6 \text{ mA}  _{OI} = 6 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 6 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 6 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 6 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 13 \text{ mA}  _{OI} = 6 \text{ mA}  _{OI} = 6 \text{ mA}  _{OI} = 13 $	ParameterConditionsMilitary/ML-5Output High Voltage 3.3 V VO, High Drive, High Slew (DB33PH/ DS32LVOB33PL) $I_{OH} = -3 \text{ mA}$ $I_{OH} = -16 \text{ mA}$ $0.9 * V_{DP}$ 2.4 $0.9 * V_{DDP}$ 2.43.3 V VO, High Drive, Normal/ Low Slew (OB33PL/OB33PL) $I_{OH} = -3 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ <b< td=""><td>ParameterConditionsMilitary/MIL-STD-883B1Output High Voltage (0B33PH)ConditionsMin.Typ.Max.Output High Voltage (0B33PH)<math> _{OH} = -8 \text{ mA}  _{OH} = -16 \text{ mA}</math><math>0.9 \text{ eV}_{DDP} 2.4</math><math>0.9 \text{ eV}_{DD} 2.4</math><t< td=""></t<></td></b<>	ParameterConditionsMilitary/MIL-STD-883B1Output High Voltage (0B33PH)ConditionsMin.Typ.Max.Output High Voltage (0B33PH) $ _{OH} = -8 \text{ mA}  _{OH} = -16 \text{ mA}$ $0.9 \text{ eV}_{DDP} 2.4$ $0.9 \text{ eV}_{DD} 2.4$ <t< td=""></t<>

# Table 1-24DC Electrical Specifications (VVTo

#### Notes:

1. All process conditions. Military Temperature / MIL-STD-883 Class B: Junction Temperature: –55 to +125°C.

2. No pull-up resistor required.

3. This will not exceed 2 mA total per device.

4. During transitions, the input signal may overshoot to V<sub>DDP</sub>+1.0 V for a limited time of no larger than 10% of the duty cycle.

5. During transitions, the input signal may undershoot to -1.0 V for a limited time of no larger than 10% of the duty cycle.

# Table 1-24DC Electrical Specifications (VVDE3.3 V $\pm$ 0.3 Vand VVDE2.5 V $\pm$ 0.2 V) (Continued)Applies to Military Temperature and MIL-STD-883B Temperature Only

				Military	/MIL-S	rd-883B <sup>1</sup>	
Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
I <sub>DDQ</sub>	Quiescent Supply Current (standby) Industrial	$V_{IN} = GND^2 \text{ or } V_{DD}$	Std.		5.0	20	mA
I <sub>DDQ</sub>	Quiescent Supply Current (standby) Military	$V_{IN} = GND^2 \text{ or } V_{DD}$	Std.		5.0	25	mA
I <sub>OZ</sub>	Tristate Output Leakage	$V_{OH} = GND \text{ or } V_{DD}$	Std.	-10		10	μΑ
	Current		-F <sup>3</sup>	-10		100	μA
I <sub>OSH</sub>	Output Short Circuit Current High 3.3 V High Drive (OB33P) 3.3 V Low Drive (OB33L)	$V_{IN} = GND$ $V_{IN} = GND$		-200 -100			
I <sub>OSL</sub>	Output Short Circuit Current Low 3.3 V High Drive 3.3 V Low Drive	$V_{IN} = V_{DD}$ $V_{IN} = V_{DD}$				200 100	
CI/O	I/O Pad Capacitance					10	pF
C <sub>CLK</sub>	Clock Input Pad Capacitance					10	pF

Notes:

1. All process conditions. Military Temperature / MIL-STD-883 Class B: Junction Temperature: -55 to +125°C.

2. No pull-up resistor required.

3. This will not exceed 2 mA total per device.

4. During transitions, the input signal may overshoot to V<sub>DDP</sub>+1.0 V for a limited time of no larger than 10% of the duty cycle.

5. During transitions, the input signal may undershoot to -1.0 V for a limited time of no larger than 10% of the duty cycle.

			Commercial/Industrial/Military/MIL-STD- 883			
Symbol	Parameter	Condition	Min.	Max.	Units	
I <sub>OH(AC)</sub>	Switching Current High	$0 < V_{OUT} \le 0.3 V_{DDP}^{*}$	-12V <sub>DDP</sub>		mA	
		$0.3V_{DDP} \le V_{OUT} < 0.9V_{DDP}^{*}$	(–17.1 + (V <sub>DDP</sub> – V <sub>OUT</sub> ))		mA	
		0.7V <sub>DDP</sub> < V <sub>OUT</sub> < V <sub>DDP</sub> *		See equation C – page 124 of the PCI Specification document rev. 2.2		
	(Test Point)	$V_{OUT} = 0.7 V_{DDP}^{*}$		-32V <sub>DDP</sub>	mA	
I <sub>OL(AC)</sub>	Switching Current Low	$V_{DDP} > V_{OUT} \ge 0.6 V_{DDP}^{*}$	16V <sub>DDP</sub>		mA	
		$0.6V_{DDP} > V_{OUT} > 0.1V_{DDP}^{-1}$	(26.7V <sub>OUT</sub> )		mA	
		0.18V <sub>DDP</sub> > V <sub>OUT</sub> > 0 <sup>*</sup>		See equation D – page 124 of the PCI Specification document rev. 2.2		
	(Test Point)	$V_{OUT} = 0.18 V_{DDP}$		38V <sub>DDP</sub>	mA	
I <sub>CL</sub>	Low Clamp Current	$-3 < V_{IN} \le -1$	–25 + (V <sub>IN</sub> + 1)/0.015		mA	
I <sub>CH</sub>	High Clamp Current	$V_{DDP} + 4 > V_{IN} \ge V_{DDP} + 1$	25 + (V <sub>IN</sub> – V <sub>DDP</sub> – 1)/0.015		mA	
slew <sub>R</sub>	Output Rise Slew Rate	$0.2V_{DDP}$ to $0.6V_{DDP}$ load <sup>*</sup>	1	4	V/ns	
slew <sub>F</sub>	Output Fall Slew Rate	$0.6V_{DDP}$ to $0.2V_{DDP}$ load <sup>*</sup>	1	4	V/ns	

Table 1-26 • AC Specifications (3.3 V PCI Revision 2.2 Operation)

**Note:** \* Refer to the PCI Specification document rev. 2.2.

Pad Loading Applicable to the Rising Edge PCI



#### Pad Loading Applicable to the Falling Edge PCI



#### Table 1-37 • Worst-Case Military Conditions

 $V_{DDP}$  = 3.0V,  $V_{DD}$  = 2.3V,  $T_{J}$  = 125°C for Military/MIL-STD-883

		Max. t <sub>INYH</sub> 1	Max. t <sub>INYL</sub> <sup>2</sup>	
Macro Type	Description	Std.	Std.	Units
IB33	3.3V, CMOS Input Levels <sup>3</sup> , No Pull-up Resistor	0.5	0.6	ns
IB33S	3.3V, CMOS Input Levels <sup>3</sup> , No Pull-up Resistor, Schmitt Trigger	0.6	0.8	ns

#### Notes:

- 1.  $t_{INYH} = Input Pad-to-Y High$
- 2.  $t_{INYL} = Input Pad-to-Y Low$
- 3. LVTTL delays are the same as CMOS delays.
- 4. For LP Macros, V<sub>DDP</sub>=2.3V for delays.

#### Table 1-38 • Worst-Case Military Conditions

#### $V_{DDP}$ = 2.3V, $V_{DD}$ = 2.3V, $T_J$ = 125°C for Military/MIL-STD-883

		Max. t <sub>INYH</sub> 1	Max. t <sub>INYL</sub> <sup>2</sup>	
Macro Type	Description	Std.	Std.	Units
IB25LP	2.5V, CMOS Input Levels <sup>3</sup> , Low Power	0.9	0.7	ns
IB25LPS	2.5V, CMOS Input Levels <sup>3</sup> , Low Power, Schmitt Trigger	0.8	1.0	ns

#### Notes:

- 1.  $t_{INYH} = Input Pad-to-Y High$
- 2.  $t_{INYL} = Input Pad-to-Y Low$
- 3. LVTTL delays are the same as CMOS delays.
- 4. For LP Macros,  $V_{DDP}$ =2.3V for delays.

#### Table 1-50 • JTAG Switching Characteristics

Description	Symbol	Min	Мах	Unit
Output delay from TCK falling to TDI, TMS	t <sub>TCKTDI</sub>	-4	4	ns
TDO Setup time before TCK rising	t <sub>TDOTCK</sub>	10		ns
TDO Hold time after TCK rising	t <sub>TCKTDO</sub>	0		ns
TCK period	t <sub>TCK</sub>	100 <sup>2</sup>	1,000	ns
RCK period	t <sub>RCK</sub>	100	1,000	ns

#### Notes:

1. For DC electrical specifications of the JTAG pins (TCK, TDI, TMS, TDO, TRST), refer to Table 1-22 on page 1-37 when  $V_{DDP} = 2.5 V$  and Table 1-24 on page 1-41 when  $V_{DDP} = 3.3 V$ .

2. If RCK is being used, there is no minimum on the TCK period.



Figure 1-30 • JTAG Operation Timing

## **Embedded Memory Specifications**

This section discusses ProASIC<sup>PLUS</sup> SRAM/FIFO embedded memory and its interface signals, including timing diagrams that show the relationships of signals as they pertain to single embedded memory blocks (Table 1-51). Table 1-13 on page 1-24 shows basic SRAM and FIFO configurations. Simultaneous read and write to the same location must be done with care. On such accesses the DI bus is output to the DO bus. Refer to the *ProASIC*<sup>PLUS</sup> *RAM and FIFO Blocks* application note for more information.

### Enclosed Timing Diagrams—SRAM Mode:

- "Synchronous SRAM Read, Access Timed Output Strobe (Synchronous Transparent)" section on page 1-58
- "Synchronous SRAM Read, Pipeline Mode Outputs (Synchronous Pipelined)" section on page 1-59
- "Asynchronous SRAM Write" section on page 1-60
- "Asynchronous SRAM Read, Address Controlled, RDB=0" section on page 1-61

- "Asynchronous SRAM Read, RDB Controlled" section on page 1-62
- "Synchronous SRAM Write"
- Embedded Memory Specifications

The difference between synchronous transparent and pipeline modes is the timing of all the output signals from the memory. In transparent mode, the outputs will change within the same clock cycle to reflect the data requested by the currently valid access to the memory. If clock cycles are short (high clock speed), the data requires most of the clock cycle to change to valid values (stable signals). Processing of this data in the same clock cycle is nearly impossible. Most designers add registers at all outputs of the memory to push the data processing into the next clock cycle. An entire clock cycle can then be used to process the data. To simplify use of this memorv setup, suitable registers have been implemented as part of the memory primitive and are available to the user in the synchronous pipeline mode. In this mode, the output signals will change shortly after the second rising edge, following the initiation of the read access.

SRAM Signal	Bits	In/Out	Description
WCLKS	1	In	Write clock used on synchronization on write side
RCLKS	1	In	Read clock used on synchronization on read side
RADDR<0:7>	8	In	Read address
RBLKB	1	In	True read block select (active Low)
RDB	1	In	True read pulse (active Low)
WADDR<0:7>	8	In	Write address
WBLKB	1	In	Write block select (active Low)
DI<0:8>	9	In	Input data bits <0:8>, <8> can be used for parity In
WRB	1	In	Negative true write pulse
DO<0:8>	9	Out	Output data bits <0:8>, <8> can be used for parity Out
RPE	1	Out	Read parity error (active High)
WPE	1	Out	Write parity error (active High)
PARODD	1	In	Selects Odd parity generation/detect when high, Even when low

Table 1-51 • Memory Block SRAM Interface Signals

**Note:** Not all signals shown are used in all modes.

## Asynchronous SRAM Write



#### **Note:** The plot shows the normal operation status.

#### Figure 1-33 • Asynchronous SRAM Write

# Table 1-54T\_J = 0°C to 110°C; V\_{DD} = 2.3 V to 2.7 V for Commercial/industrialT\_J = -55°C to 150°C, V\_{DD} = 2.3 V to 2.7 V for Military/MIL-STD-883B

Symbol t <sub>xxx</sub>	Description	Min.	Max.	Units	Notes
AWRH	WADDR hold from WB ↑	1.0		ns	
AWRS	WADDR setup to WB $\downarrow$	0.5		ns	
DWRH	DI hold from WB ↑	1.5		ns	
DWRS	DI setup to WB ↑	0.5		ns	PARGEN is inactive.
DWRS	DI setup to WB ↑	2.5		ns	PARGEN is active.
WPDA	WPE access from DI	3.0		ns	WPE is invalid, while PARGEN is
WPDH	WPE hold from DI		1.0	ns	active.
WRCYC	Cycle time	7.5		ns	
WRMH	WB high phase	3.0		ns	Inactive
WRML	WB low phase	3.0		ns	Active

Note: All –F speed grade devices are 20% slower than the standard numbers.

## Asynchronous SRAM Read, RDB Controlled



#### **Note:** The plot shows the normal operation status.

#### Figure 1-35 • Asynchronous SRAM Read, RDB Controlled

# Table 1-56T\_J = 0°C to 110°C; V\_DD = 2.3 V to 2.7 V for Commercial/industrial $T_J = -55°C$ to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883

Symbol t <sub>xxx</sub>	Description	Min.	Max.	Units	Notes
ORDA	New DO access from RB $\downarrow$	7.5		ns	
ORDH	Old DO valid from RB $\downarrow$		3.0	ns	
RDCYC	Read cycle time	7.5		ns	
RDMH	RB high phase	3.0		ns	Inactive setup to new cycle
RDML	RB low phase	3.0		ns	Active
RPRDA	New RPE access from RB $\downarrow$	9.5		ns	
RPRDH	Old RPE valid from RB $\downarrow$		3.0	ns	

Note: All –F speed grade devices are 20% slower than the standard numbers.

## Synchronous FIFO Write



**Note:** The plot shows the normal operation status.

#### Figure 1-47 • Synchronous FIFO Write

#### Table 1-67 • $T_J = 0^{\circ}$ C to 110°C; $V_{DD} = 2.3$ V to 2.7 V for Commercial/industrial $T_J = -55^{\circ}$ C to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883

Symbol t <sub>xxx</sub>	Description	Min.	Max.	Units	Notes
CCYC	Cycle time	7.5		ns	
СМН	Clock high phase	3.0		ns	
CML	Clock low phase	3.0		ns	
DCH	DI hold from WCLKS ↑	0.5		ns	
DCS	DI setup to WCLKS ↑	1.0		ns	
FCBA	New FULL access from WCLKS $\downarrow$	3.0 <sup>1</sup>		ns	
ECBA	EMPTY $\downarrow$ access from WCLKS $\downarrow$	3.0 <sup>1</sup>		ns	
ЕСВН, FCBH, HCBH	Old EMPTY, FULL, EQTH, & GETH valid hold time from WCLKS $\downarrow$		1.0	ns	Empty/full/thresh are invalid from the end of hold until the new access is complete
НСВА	EQTH or GETH access from WCLKS $\downarrow$	4.5		ns	
WPCA	New WPE access from WCLKS $\uparrow$	3.0		ns	WPE is invalid, while PARGEN is active
WPCH	Old WPE valid from WCLKS $\uparrow$		0.5	ns	
WRCH, WBCH	WRB & WBLKB hold from WCLKS $\uparrow$	0.5		ns	
WRCS, WBCS	WRB & WBLKB setup to WCLKS ↑	1.0		ns	

#### Notes:

1. At fast cycles, ECBA and FCBA = MAX (7.5 ns – CMH), 3.0 ns.

2. All –F speed grade devices are 20% slower than the standard numbers.