



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	202752
Number of I/O	248
Number of Gates	1000000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	352-BFCQFP with Tie Bar
Supplier Device Package	352-CQFP (75x75)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/apa1000-cq352m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Device Resources

	User I/Os ²												
				Comme	ercial/Ind	dustrial					Milita	ry/MIL-S1	D-883B
Device	TQFP 100-Pin	TQFP 144-Pin	PQFP 208-Pin	PBGA 456-Pin	FBGA 144-Pin	FBGA 256-Pin	FBGA 484-Pin	FBGA 676-Pin	FBGA 896-Pin	FBGA 1152-Pin	CQFP 208-Pin	CQFP 352-Pin	CCGA/ LGA 624-Pin
APA075	66	107	158		100								
APA150	66		158	242	100	186 ³							
APA300			158 ⁴	290 ⁴	100 ⁴	186 ^{3, 4}					158	248	
APA450			158	344	100	186 ³	344 ³						
APA600			158 ⁴	356 ⁴		186 ^{3, 4}	370 ³	454			158	248	440
APA750			158	356				454	562 ⁵				
APA1000			158 ⁴	356 ⁴					642 ^{4, 5}	712 ⁵	158	248	440


Notes:

- 1. Package Definitions: TQFP = Thin Quad Flat Pack, PQFP = Plastic Quad Flat Pack, PBGA = Plastic Ball Grid Array, FBGA = Fine Pitch Ball Grid Array, CQFP = Ceramic Quad Flat Pack, CCGA = Ceramic Column Grid Array, LGA = Land Grid Array
- 2. Each pair of PECL I/Os is counted as one user I/O.
- 3. FG256 and FG484 are footprint-compatible packages.
- 4. Military Temperature Plastic Package Offering
- 5. FG896 and FG1152 are footprint-compatible packages.

General Guideline

Maximum performance numbers in this datasheet are based on characterized data. Actel does not guarantee performance beyond the limits specified within the datasheet.

v5.8 iii



Note: This figure shows routing for only one global path.

Figure 1-7 • High-Performance Global Network

Table 1-1 ● Clock Spines

	APA075	APA150	APA300	APA450	APA600	APA750	APA1000
Global Clock Networks (Trees)	4	4	4	4	4	4	4
Clock Spines/Tree	6	8	8	12	14	16	22
Total Spines	24	32	32	48	56	64	88
Top or Bottom Spine Height (Tiles)	16	24	32	32	48	64	80
Tiles in Each Top or Bottom Spine	512	768	1,024	1,024	1,536	2,048	2,560
Total Tiles	3,072	6,144	8,192	12,288	21,504	32,768	56,320

The TAP controller receives two control inputs (TMS and TCK) and generates control and clock signals for the rest of the test logic architecture. On power-up, the TAP controller enters the Test-Logic-Reset state. To guarantee a reset of the controller from any of the possible states, TMS must remain high for five TCK cycles. The TRST pin may also be used to asynchronously place the TAP controller in the Test-Logic-Reset state.

ProASICPLUS devices support three types of test data registers: bypass, device identification, and boundary scan. The bypass register is selected when no other register needs to be accessed in a device. This speeds up test data transfer to other devices in a test data path. The 32-bit device identification register is a shift register

with four fields (lowest significant byte (LSB), ID number, part number and version). The boundary-scan register observes and controls the state of each I/O pin.

Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary-scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output, and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.





Figure 1-13 • TAP Controller State Diagram

1-12 v5.8

enable the user to define a wide range of frequency multipliers and divisors. The clock conditioning circuit can advance or delay the clock up to 8 ns (in increments of 0.25 ns) relative to the positive edge of the incoming reference clock. The system also allows for the selection of output frequency clock phases of 0° and 180°.

Prior to the application of signals to the rib drivers, they pass through programmable delay units, one per global network. These units permit the delaying of global

signals relative to other signals to assist in the control of input set-up times. Not all possible combinations of input and output modes can be used. The degrees of freedom available in the bidirectional global pad system and in the clock conditioning circuit have been restricted. This avoids unnecessary and unwieldy design kit and software work.




Notes:

- 1. FBDLY is a programmable delay line from 0 to 4 ns in 250 ps increments.
- 2. DLYA and DLYB are programmable delay lines, each with selectable values 0 ps, 250 ps, 500 ps, and 4 ns.
- 3. OBDIV will also divide the phase-shift since it takes place after the PLL Core.

Figure 1-14 • PLL Block – Top-Level View and Detailed PLL Block Diagram

1-14 v5.8



Note: When a signal from an I/O tile is connected to the core, it cannot be connected to the Global MUX at the same time. Figure 1-15 • Input Connectors to ProASIC PLUS Clock Conditioning Circuitry

Table 1-7 • Clock-Conditioning Circuitry MUX Settings

MUX	Datapath	Comments
FBSEL		
1	Internal Feedback	
2	Internal Feedback and Advance Clock Using FBDLY	−0.25 to −4 ns in 0.25 ns increments
3	External Feedback (EXTFB)	
XDLYSEL	<u> </u>	
0	Feedback Unchanged	
1	Deskew feedback by advancing clock by system delay	Fixed delay of -2.95 ns
OBMUX	GLB	
0	Primary bypass, no divider	
1	Primary bypass, use divider	
2	Delay Clock Using FBDLY	+0.25 to +4 ns in 0.25 ns increments
4	Phase Shift Clock by 0°	
5	Reserved	
6	Phase Shift Clock by +180°	
7	Reserved	
OAMUX	GLA	
0	Secondary bypass, no divider	
1	Secondary bypass, use divider	
2	Delay Clock Using FBDLY	+0.25 to +4 ns in 0.25 ns increments
3	Phase Shift Clock by 0°	




Figure 1-20 • Using the PLL for Clock Deskewing

l®User Security

ProASICPLUS devices have FlashLock protection bits that, FlashLockonce programmed, block the entire programmed contents from being read externally. Please refer to Table 1-11 for details on the number of bits in the key for each device. If locked, the user can only reprogram the device employing the user-defined security key. This protects the device from being read back and duplicated. Since programmed data is stored in nonvolatile memory cells (actually very small capacitors) rather than in the wiring, physical deconstruction cannot be used to compromise data. This type of security breach is further discouraged by the placement of the memory cells beneath the four metal layers (whose removal cannot be accomplished without disturbing the charge in the capacitor). This is the highest security provided in the industry. For more information, refer to Actel's Design Security in Nonvolatile Flash and Antifuse FPGAs white paper.

Table 1-11 • Flashlock Key Size by Device

Device	Key Size
APA075	79 bits
APA150	79 bits
APA300	79 bits
APA450	119 bits
APA600	167 bits
APA750	191 bits
APA1000	263 bits

Embedded Memory Floorplan

The embedded memory is located across the top and bottom of the device in 256x9 blocks (Figure 1-1 on page 1-2). Depending on the device, up to 88 blocks are available to support a variety of memory configurations. Each block can be programmed as an independent memory array or combined (using dedicated memory routing resources) to form larger, more complex memory configurations. A single memory configuration could include blocks from both the top and bottom memory locations.

Table 1-12 ◆ ProASICPLUS Memory Configurations by Device

Embedded Memory Configurations

The embedded memory in the ProASICPLUS family provides great configuration flexibility (Table 1-12). Each ProASICPLUS block is designed and optimized as a two-port memory (one read, one write). This provides 198 kbits of two-port and/or single port memory in the APA1000 device.

Each memory block can be configured as FIFO or SRAM, with independent selection of synchronous or asynchronous read and write ports (Table 1-13). Additional characteristics include programmable flags as well as parity checking and generation. Figure 1-21 on page 1-25 and Figure 1-22 on page 1-26 show the block diagrams of the basic SRAM and FIFO blocks. Table 1-14 on page 1-25 and Table 1-15 on page 1-26 describe memory block SRAM and FIFO interface signals, respectively. A single memory block is designed to operate at up to 150 MHz (standard speed grade typical conditions). Each block is comprised of 256 9-bit words (one read port, one write port). The memory blocks may be cascaded in width and/or depth to create the desired memory organization. (Figure 1-23 on page 1-27). This provides optimal bit widths of 9 (one block), 18, 36, and 72, and optimal depths of 256, 512, 768, and 1,024. Refer to Actel's SmartGen User's Guide for more information.

Figure 1-24 on page 1-27 gives an example of optimal memory usage. Ten blocks with 23,040 bits have been used to generate three arrays of various widths and depths. Figure 1-25 on page 1-27 shows how RAM blocks can be used in parallel to create extra read ports. In this example, using only 10 of the 88 available blocks of the APA1000 yields an effective 6,912 bits of multiple port RAM. The Actel SmartGen software facilitates building wider and deeper memory configurations for optimal memory usage.

				m Width	Maximum Depth		
Device	Bottom	Тор	D	W	D	W	
APA075	0	12	256	108	1,536	9	
APA150	0	16	256	144	2,048	9	
APA300	16	16	256	144	2,048	9	
APA450	24	24	256	216	3,072	9	
APA600	28	28	256	252	3,584	9	

Package Thermal Characteristics

The ProASICPLUS family is available in several package types with a range of pin counts. Actel has selected packages based on high pin count, reliability factors, and superior thermal characteristics.

Thermal resistance defines the ability of a package to conduct heat away from the silicon, through the package to the surrounding air. Junction-to-ambient thermal resistance is measured in degrees Celsius/Watt and is represented as Theta ja (Θ_{ja}) . The lower the thermal resistance, the more efficiently a package will dissipate heat.

A package's maximum allowed power (P) is a function of maximum junction temperature (T_J) , maximum ambient operating temperature (T_A) , and junction-to-ambient thermal resistance Θ_{ia} . Maximum junction temperature is

the maximum allowable temperature on the active surface of the IC and is 110° C. P is defined as:

$$P = \frac{T_J - T_A}{\Theta_{ja}}$$

EQ 1-4

 Θ_{ja} is a function of the rate (in linear feet per minute (lfpm)) of airflow in contact with the package. When the estimated power consumption exceeds the maximum allowed power, other means of cooling, such as increasing the airflow rate, must be used. The maximum power dissipation allowed for a Military temperature device is specified as a function of Θ_{jc} . The absolute maximum junction temperature is 150°C.

The calculation of the absolute maximum power dissipation allowed for a Military temperature application is illustrated in the following example for a 456-pin PBGA package:

$$\text{Maximum Power Allowed } = \frac{\text{Max. junction temp. (°C)} - \text{Max. case temp. (°C)}}{\theta_{jc}(°\text{C/W})} = \frac{150°\text{C} - 125°\text{C}}{3.0°\text{C/W}} = 8.333 \text{W}$$

EO 1-5

Table 1-16 • Package Thermal Characteristics

				$\theta_{\sf ja}$		
Plastic Packages	Pin Count	$\theta_{ extsf{jc}}$	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Thin Quad Flat Pack (TQFP)	100	14.0	33.5	27.4	25.0	°C/W
Thin Quad Flat Pack (TQFP)	144	11.0	33.5	28.0	25.7	°C/W
Plastic Quad Flat Pack (PQFP) ¹	208	8.0	26.1	22.5	20.8	°C/W
PQFP with Heat spreader ²	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	456	3.0	15.6	12.5	11.6	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA) ³	484	3.2	18.0	14.7	13.6	°C/W
Fine Pitch Ball Grid Array (FBGA) ⁴	484	3.2	20.5	17.0	15.9	°C/W
Fine Pitch Ball Grid Array (FBGA)	676	3.2	16.4	13.0	12.0	°C/W
Fine Pitch Ball Grid Array (FBGA)	896	2.4	13.6	10.4	9.4	°C/W
Fine Pitch Ball Grid Array (FBGA)	1152	1.8	12.0	8.9	7.9	°C/W
Ceramic Quad Flat Pack (CQFP)	208	2.0	22.0	19.8	18.0	°C/W
Ceramic Quad Flat Pack (CQFP)	352	2.0	17.9	16.1	14.7	°C/W
Ceramic Column Grid Array (CCGA/LGA)	624	6.5	8.9	8.5	8.0	°C/W

Notes:

- 1. Valid for the following devices irrespective of temperature grade: APA075, APA150, and APA300
- 2. Valid for the following devices irrespective of temperature grade: APA450, APA600, APA750, and APA1000
- 3. Depopulated Array
- 4. Full array

1-30 v5.8

Logic-Tile Contribution—Plogic

Plogic, the logic-tile component of AC power dissipation, is given by

$$P_{logic} = P3 * mc * Fs$$

where:

P3 = $1.4 \mu W/MHz$ is the average power consumption of a logic tile per MHz of its output toggling rate. The maximum output toggling rate is Fs/2.

mc = the number of logic tiles switching during each Fs cycle

Fs = the clock frequency

I/O Output Buffer Contribution—Poutputs

Poutputs, the I/O component of AC power dissipation, is given by

$$P_{\text{outputs}} = (P4 + (C_{\text{load}} * V_{\text{DDP}}^2)) * p * Fp$$

where:

P4 = $326 \mu W/MHz$ is the intrinsic power consumption of an output pad normalized per MHz of the output frequency. This is the total I/O current V_{DDP}

 C_{load} = the output load

p = the number of outputs

Fp = the average output frequency

I/O Input Buffer's Buffer Contribution—Pinputs

The input's component of AC power dissipation is given by

$$P_{inputs} = P8 * q * Fq$$

where:

P8 = $29 \mu W/MHz$ is the intrinsic power consumption of an input pad normalized per MHz of the input frequency.

q = the number of inputs

Fq = the average input frequency

PLL Contribution—Ppll

$$P_{\text{pll}} = P9 * N_{\text{pll}}$$

where:

P9 = 7.5 mW. This value has been estimated at maximum PLL clock frequency.

N_{DII} = number of PLLs used

RAM Contribution—P_{memory}

Finally, P_{memory}, the memory component of AC power consumption, is given by

$$P_{memory} = P6 * N_{memory} * F_{memory} * E_{memory}$$

where:

P6 = $175 \mu W/MHz$ is the average power consumption of a memory block per MHz of the clock

N_{memory} = the number of RAM/FIFO blocks (1 block = 256 words * 9 bits)

 F_{memory} = the clock frequency of the memory

E_{memory} = the average number of active blocks divided by the total number of blocks (N) of the memory.

• Typical values for E_{memory} would be 1/4 for a 1k x 8,9,16, 32 memory and 1/16 for a 4kx8, 9, 16, and 32 memory configuration

• In addition, an application-dependent component to E_{memory} can be considered. For example, for a 1kx8 memory configuration using only 1 cycle out of 2, $E_{memory} = 1/4*1/2 = 1/8$

1-32 v5.8

Operating Conditions

Standard and –F parts are the same unless otherwise noted. All –F parts are only available as commercial.

Table 1-17 • Absolute Maximum Ratings*

Parameter	Condition	Minimum	Maximum	Units
Supply Voltage Core (V _{DD})		-0.3	3.0	V
Supply Voltage I/O Ring (V _{DDP})		-0.3	4.0	V
DC Input Voltage		-0.3	V _{DDP} + 0.3	V
PCI DC Input Voltage		-1.0	V _{DDP} + 1.0	V
PCI DC Input Clamp Current (absolute)	$V_{IN} < -1$ or $V_{IN} = V_{DDP} + 1$ V	10		mA
LVPECL Input Voltage		-0.3	V _{DDP} + 0.5	V
GND		0	0	V

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the Recommended Operating Conditions.

Table 1-18 • Programming, Storage, and Operating Limits

			Storage Te	mperature	Operating
Product Grade	Programming Cycles (min.)	Program Retention (min.)	Min. Max.		T _J Max. Junction Temperature
Commercial	500	20 years	−55°C	110°C	110°C
Industrial	500	20 years	−55°C	110°C	110°C
Military	100	Refer to Table 1-19 on page 1-35	−65°C	150°C	150°C
MIL-STD-883	100	Refer to Table 1-19 on page 1-35	−65°C	150°C	150°C

Performance Retention

For devices operated and stored at 110°C or less, the performance retention period is 20 years after programming. For devices operated and stored at temperatures greater than 110°C, refer to Table 1-19 on page 1-35 to determine the performance retention period. Actel does not guarantee performance if the performance retention period is exceeded. Designers can determine the performance retention period from the following table.

Evaluate the percentage of time spent at the highest temperature, then determine the next highest temperature to which the device will be exposed. In Table 1-19 on page 1-35, find the temperature profile that most closely matches the application.

Example – the ambient temperature of a system cycles between 100°C (25% of the time) and 50°C (75% of the time). No forced ventilation cooling system is in use. An APA600-PQ208M FPGA operates in the system, dissipating 1 W. The package thermal resistance (junction-to-ambient) in still air $\Theta_{\rm ja}$ is 20°C/W, indicating that the junction temperature of the FPGA will be 120°C (25% of the time) and 70°C (75% of the time). The entry in Table 1-19 on page 1-35, which most closely matches the application, is 25% at 125°C with 75% at 110°C. Performance retention in this example is at least 16.0 years.

Note that exceeding the stated retention period may result in a performance degradation in the FPGA below the worst-case performance indicated in the Actel Timer. To ensure that performance does not degrade below the worst-case values in the Actel Timer, the FPGA must be reprogrammed within the performance retention period. In addition, note that performance retention is independent of whether or not the FPGA is operating. The retention period of a device in storage at a given temperature will be the same as the retention period of a device operating at that junction temperature.

1-34 v5.8

Table 1-23 • DC Electrical Specifications (V_{DDP} = 3.3 V \pm 0.3 V and V_{DD} = 2.5 V \pm 0.2 V) (Continued) Applies to Commercial and Industrial Temperature Only

				Comme	rcial/In	dustrial ¹	
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
I _{OZ}	· · · · · · · · · · · · · · · · · · ·	$V_{OH} = GND \text{ or } V_{DD}$	Std.	-10		10	μΑ
	Current		-F ² , 4	-10		100	μΑ
l _{OSH}	Output Short Circuit Current High 3.3 V High Drive (OB33P) 3.3 V Low Drive (OB33L)	$V_{IN} = GND$ $V_{IN} = GND$		-200 -100			
I _{OSL}	Output Short Circuit Current Low 3.3 V High Drive 3.3 V Low Drive	$V_{IN} = V_{DD}$ $V_{IN} = V_{DD}$				200 100	
C _{I/O}	I/O Pad Capacitance					10	pF
C _{CLK}	Clock Input Pad Capacitance					10	pF

Notes:

- 1. All process conditions. Commercial/Industrial: Junction Temperature: -40 to +110°C.
- 2. All –F parts are only available as commercial.
- 3. No pull-up resistor required.
- 4. This will not exceed 2 mA total per device.
- 5. During transitions, the input signal may overshoot to V_{DDP} +1.0 V for a limited time of no larger than 10% of the duty cycle.
- 6. During transitions, the input signal may undershoot to -1.0 V for a limited time of no larger than 10% of the duty cycle.

1-40 v5.8

Table 1-25 • DC Specifications (3.3 V PCI Operation)¹

				Commercial/ Industrial ^{2,3}		Military/MII		
Symbol	Parameter	Condition		Min.	Max.	Min. Max.		Units
V_{DD}	Supply Voltage for Core			2.3	2.7	2.3	2.7	V
V_{DDP}	Supply Voltage for I/O Ring			3.0	3.6	3.0	3.6	V
V _{IH}	Input High Voltage			0.5V _{DDP}	V _{DDP} + 0.5	0.5V _{DDP}	V _{DDP} + 0.5	V
V _{IL}	Input Low Voltage			-0.5	0.3V _{DDP}	-0.5	0.3V _{DDP}	V
I _{IPU}	Input Pull-up Voltage ⁴			0.7V _{DDP}		0.7V _{DDP}		V
I _{IL}	Input Leakage Current ⁵	$0 < V_{IN} < V_{DDP}$	Std.	-10	10	-50	50	μА
			−F ^{3, 6}	-10	100			μΑ
V _{OH}	Output High Voltage	I _{OUT} = -500 μA	•	0.9V _{DDP}		0.9V _{DDP}		V
V _{OL}	Output Low Voltage	I _{OUT} = 1500 μA			0.1V _{DDP}		0.1V _{DDP}	V
C _{IN}	Input Pin Capacitance (except CLK)				10		10	pF
C _{CLK}	CLK Pin Capacitance			5	12	5	12	pF

Notes:

- 1. For PCI operation, use GL33, OTB33PH, OB33PH, IOB33PH, IB33, or IB33S macro library cell only.
- 2. All process conditions. Junction Temperature: -40 to +110°C for Commercial and Industrial devices and -55 to +125°C for Military.
- 3. All –F parts are available as commercial only.
- 4. This specification is guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Designers with applications sensitive to static power utilization should ensure that the input buffer is conducting minimum current at this input voltage.
- 5. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 6. The sum of the leakage currents for all inputs shall not exceed 2mA per device.

Global Input Buffer Delays

Table 1-39 • Worst-Case Commercial Conditions V_{DDP} = 3.0 V, V_{DD} = 2.3 V, T_J = 70°C

		Max. t _{INYH} 1		Мах.	Units	
Macro Type	Description	Std. ³	-F	Std. ³	-F	
GL33	3.3 V, CMOS Input Levels ⁴ , No Pull-up Resistor	1.0	1.2	1.1	1.3	ns
GL33S	3.3 V, CMOS Input Levels ⁴ , No Pull-up Resistor, Schmitt Trigger	1.0	1.2	1.1	1.3	ns
PECL	PPECL Input Levels	1.0	1.2	1.1	1.3	ns

Notes:

- 1. $t_{INYH} = Input Pad-to-Y High$
- 2. $t_{INYL} = Input Pad-to-Y Low$
- 3. Applies to Military ProASIC PLUS devices.
- 4. LVTTL delays are the same as CMOS delays.
- 5. For LP Macros, V_{DDP} =2.3 V for delays.
- 6. All –F parts are only available as commercial.

Table 1-40 • Worst-Case Commercial Conditions $V_{DDP} = 2.3 \text{ V}, V_{DD} = 2.3 \text{ V}, T_{J} = 70^{\circ}\text{C}$

		Max. t _{INYH} 1		Max. t _{INYL} 2		Units
Macro Type	Description		-F	Std. ³	-F	
GL25LP	2.5 V, CMOS Input Levels ⁴ , Low Power	1.1	1.2	1.0	1.3	ns
GL25LPS	2.5 V, CMOS Input Levels ⁴ , Low Power, Schmitt Trigger	1.3	1.6	1.0	1.1	ns

Notes:

- 1. $t_{INYH} = Input Pad-to-Y High$
- 2. $t_{INYL} = Input Pad-to-Y Low$
- 3. Applies to Military ProASICPLUS devices.
- 4. LVTTL delays are the same as CMOS delays.
- 5. For LP Macros, V_{DDP}=2.3 V for delays.
- 6. All –F parts are only available as commercial.

Table 1-41 • Worst-Case Military Conditions V_{DDP} = 3.0V, V_{DD} = 2.3V, T_J = 125°C for Military/MIL-STD-883

		Max. t _{INYH} 1	Max. t _{INYL} ²
Macro Type	Description	Std.	Std.
GL33	3.3V, CMOS Input Levels ³ , No Pull-up Resistor	1.1	1.1
GL33S	3.3V, CMOS Input Levels ³ , No Pull-up Resistor, Schmitt Trigger	1.1	1.1
PECL	PPECL Input Levels	1.1	1.1

Notes:

- 1. $t_{INYH} = Input Pad-to-Y High$
- 2. $t_{INYL} = Input Pad-to-Y Low$
- 3. LVTTL delays are the same as CMOS delays.
- 4. For LP Macros, V_{DDP} =2.3V for delays.

Table 1-42 • Worst-Case Military Conditions

 V_{DDP} = 2.3V, V_{DD} = 2.3V, T_{J} = 125°C for Military/MIL-STD-883

		Max. t _{INYH} 1	Max. t _{INYL} ²
Macro Type	Description	Std.	Std.
GL25LP	2.5V, CMOS Input Levels ³ , Low Power	1.0	1.1
GL25LPS	2.5V, CMOS Input Levels ³ , Low Power, Schmitt Trigger	1.4	1.0

Notes:

- 1. $t_{INYH} = Input Pad-to-Y High$
- 2. $t_{INYL} = Input Pad-to-Y Low$
- 3. LVTTL delays are the same as CMOS delays.
- 4. For LP Macros, V_{DDP}=2.3V for delays.

1-52 v5.8

Embedded Memory Specifications

This section discusses ProASIC PLUS SRAM/FIFO embedded memory and its interface signals, including timing diagrams that show the relationships of signals as they pertain to single embedded memory blocks (Table 1-51). Table 1-13 on page 1-24 shows basic SRAM and FIFO configurations. Simultaneous read and write to the same location must be done with care. On such accesses the DI bus is output to the DO bus. Refer to the *ProASIC PLUS RAM and FIFO Blocks* application note for more information.

Enclosed Timing Diagrams—SRAM Mode:

- "Synchronous SRAM Read, Access Timed Output Strobe (Synchronous Transparent)" section on page 1-58
- "Synchronous SRAM Read, Pipeline Mode Outputs (Synchronous Pipelined)" section on page 1-59
- "Asynchronous SRAM Write" section on page 1-60
- "Asynchronous SRAM Read, Address Controlled, RDB=0" section on page 1-61

- "Asynchronous SRAM Read, RDB Controlled" section on page 1-62
- "Synchronous SRAM Write"
- Embedded Memory Specifications


The difference between synchronous transparent and pipeline modes is the timing of all the output signals from the memory. In transparent mode, the outputs will change within the same clock cycle to reflect the data requested by the currently valid access to the memory. If clock cycles are short (high clock speed), the data requires most of the clock cycle to change to valid values (stable signals). Processing of this data in the same clock cycle is nearly impossible. Most designers add registers at all outputs of the memory to push the data processing into the next clock cycle. An entire clock cycle can then be used to process the data. To simplify use of this setup, suitable registers have implemented as part of the memory primitive and are available to the user in the synchronous pipeline mode. In this mode, the output signals will change shortly after the second rising edge, following the initiation of the read access.

Table 1-51 • Memory Block SRAM Interface Signals

SRAM Signal	SRAM Signal Bits In/Out Des		Description	
WCLKS	1	In	Write clock used on synchronization on write side	
RCLKS	1	In	Read clock used on synchronization on read side	
RADDR<0:7>	8	In	Read address	
RBLKB	1	In	True read block select (active Low)	
RDB	1	In	True read pulse (active Low)	
WADDR<0:7>	8	In	Write address	
WBLKB	1	In	Write block select (active Low)	
DI<0:8>	9	In	Input data bits <0:8>, <8> can be used for parity In	
WRB	1	In	Negative true write pulse	
DO<0:8>	9	Out	Output data bits <0:8>, <8> can be used for parity Out	
RPE	1	Out	Read parity error (active High)	
WPE	1	Out	Write parity error (active High)	
PARODD	1	In	Selects Odd parity generation/detect when high, Even when low	

Note: Not all signals shown are used in all modes.

Synchronous SRAM Read, Access Timed Output Strobe (Synchronous Transparent)



Note: The plot shows the normal operation status.

Figure 1-31 • Synchronous SRAM Read, Access Timed Output Strobe (Synchronous Transparent)


Table 1-52 • $T_J = 0$ °C to 110°C; $V_{DD} = 2.3$ V to 2.7 V for Commercial/industrial $T_J = -55$ °C to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883

Symbol t _{xxx}	Description	Min.	Max.	Units	Notes
CCYC	Cycle time	7.5		ns	
CMH	Clock high phase	3.0		ns	
CML	Clock low phase	3.0		ns	
OCA	New DO access from RCLKS ↑	7.5		ns	
OCH	Old DO valid from RCLKS ↑		3.0	ns	
RACH	RADDR hold from RCLKS ↑	0.5		ns	
RACS	RADDR setup to RCLKS ↑	1.0		ns	
RDCH	RDB hold from RCLKS↑	0.5		ns	
RDCS	RDB setup to RCLKS ↑	1.0		ns	
RPCA	New RPE access from RCLKS ↑	9.5		ns	
RPCH	Old RPE valid from RCLKS ↑		3.0	ns	

Note: All –F speed grade devices are 20% slower than the standard numbers.

1-58 v5.8

Asynchronous SRAM Read, RDB Controlled



Note: The plot shows the normal operation status.

Figure 1-35 • Asynchronous SRAM Read, RDB Controlled


Table 1-56 • $T_J = 0$ °C to 110°C; $V_{DD} = 2.3$ V to 2.7 V for Commercial/industrial $T_J = -55$ °C to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883

Symbol t _{xxx}	Description	Min.	Max.	Units	Notes
ORDA	New DO access from RB ↓	7.5		ns	
ORDH	Old DO valid from RB ↓		3.0	ns	
RDCYC	Read cycle time	7.5		ns	
RDMH	RB high phase	3.0		ns	Inactive setup to new cycle
RDML	RB low phase	3.0		ns	Active
RPRDA	New RPE access from RB ↓	9.5		ns	
RPRDH	Old RPE valid from RB ↓		3.0	ns	

Note: All –F speed grade devices are 20% slower than the standard numbers.

1-62 v5.8

Synchronous Write and Read to the Same Location



^{*} New data is read if WCLKS \(\triangle \) occurs before setup time.

The data stored is read if WCLKS \(\triangle \) occurs after hold time.

Note: The plot shows the normal operation status.

Figure 1-37 • Synchronous Write and Read to the Same Location

Table 1-58 • $T_J = 0$ °C to 110°C; $V_{DD} = 2.3$ V to 2.7 V for Commercial/industrial $T_J = -55$ °C to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883


Symbol t _{xxx}	Description	Min.	Мах.	Units	Notes
CCYC	Cycle time	7.5		ns	
СМН	Clock high phase	3.0		ns	
CML	Clock low phase	3.0		ns	
WCLKRCLKS	WCLKS ↑ to RCLKS ↑ setup time	- 0.1		ns	
WCLKRCLKH	WCLKS ↑ to RCLKS ↑ hold time		7.0	ns	
ОСН	Old DO valid from RCLKS ↑		3.0	ns	OCA/OCH displayed for
OCA	New DO valid from RCLKS ↑	7.5		ns	Access Timed Output

Notes:

- 1. This behavior is valid for Access Timed Output and Pipelined Mode Output. The table shows the timings of an Access Timed Output.
- 2. During synchronous write and synchronous read access to the same location, the new write data will be read out if the active write clock edge occurs before or at the same time as the active read clock edge. The negative setup time insures this behavior for WCLKS and RCLKS driven by the same design signal.
- 3. If WCLKS changes after the hold time, the data will be read.
- 4. A setup or hold time violation will result in unknown output data.
- 5. All –F speed grade devices are 20% slower than the standard numbers.

1-64 v5.8

Asynchronous FIFO Read



Note: The plot shows the normal operation status.

Figure 1-43 • Asynchronous FIFO Read

Table 1-63 • $T_J = 0$ °C to 110°C; $V_{DD} = 2.3$ V to 2.7 V for Commercial/industrial $T_J = -55$ °C to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883

Symbol t _{xxx}	Description	Min.	Max.	Units	Notes
ERDH, FRDH, THRDH	Old EMPTY, FULL, EQTH, & GETH valid hold time from RB ↑		0.5	ns	Empty/full/thresh are invalid from the end of hold until the new access is complete
ERDA	New EMPTY access from RB ↑	3.0 ¹		ns	
FRDA	FULL↓ access from RB ↑	3.0 ¹		ns	
ORDA	New DO access from RB ↓	7.5		ns	
ORDH	Old DO valid from RB ↓		3.0	ns	
RDCYC	Read cycle time	7.5		ns	
RDWRS	WB ↑, clearing EMPTY, setup to	3.0 ²		ns	Enabling the read operation
	RB ↓		1.0	ns	Inhibiting the read operation
RDH	RB high phase	3.0		ns	Inactive
RDL	RB low phase	3.0		ns	Active
RPRDA	New RPE access from RB ↓	9.5		ns	
RPRDH	Old RPE valid from RB ↓		4.0	ns	
THRDA	EQTH or GETH access from RB↑	4.5		ns	

Notes:

- 1. At fast cycles, ERDA and FRDA = MAX (7.5 ns RDL), 3.0 ns.
- 2. At fast cycles, RDWRS (for enabling read) = MAX (7.5 ns WRL), 3.0 ns.
- 3. All –F speed grade devices are 20% slower than the standard numbers.

1-70 v5.8

V_{PP} Programming Supply Pin

This pin may be connected to any voltage between GND and 16.5 V during normal operation, or it can be left unconnected.² For information on using this pin during programming, see the *In-System Programming ProASIC* Devices application note. Actel recommends floating the pin or connecting it to V_{DDP}

V_{PN} Programming Supply Pin

This pin may be connected to any voltage between 0.5V and -13.8 V during normal operation, or it can be left unconnected.³ For information on using this pin during programming, see the *In-System Programming ProASICPLUS Devices* application note. Actel recommends floating the pin or connecting it to GND.

Recommended Design Practice for V_{PN}/V_{PP}

ProASIC^{PLUS} Devices – APA450, APA600, APA750, APA1000

Bypass capacitors are required from V_{PP} to GND and V_{PN} to GND for all ProASIC devices during programming. During the erase cycle, ProASIC devices may have current surges on the V_{PP} and V_{PN} power supplies. The only way to maintain the integrity of the power distribution to the ProASIC device during these current surges is to counteract the inductance of the

finite length conductors that distribute the power to the device. This can be accomplished by providing sufficient bypass capacitance between the V_{PP} and V_{PN} pins and GND (using the shortest paths possible). Without sufficient bypass capacitance to counteract the inductance, the V_{PP} and V_{PN} pins may incur a voltage spike beyond the voltage that the device can withstand. This issue applies to all programming configurations.

The solution prevents spikes from damaging the ProASIC^{PLUS} devices. Bypass capacitors are required for the V_{PP} and V_{PN} pads. Use a 0.01 μF to 0.1 μF ceramic capacitor with a 25 V or greater rating. To filter low-frequency noise (decoupling), use a 4.7 μF (low ESR, <1 < Ω , tantalum, 25 V or greater rating) capacitor. The capacitors should be located as close to the device pins as possible (within 2.5 cm is desirable). The smaller, high-frequency capacitor should be placed closer to the device pins than the larger low-frequency capacitor. The same dual-capacitor circuit should be used on both the V_{PP} and V_{PN} pins (Figure 1-49).

ProASIC^{PLUS} Devices – APA075, APA150, APA300

These devices do not require bypass capacitors on the V_{PP} and V_{PN} pins as long as the total combined distance of the programming cable and the trace length on the board is less than or equal to 30 inches. Note: For trace lengths greater than 30 inches, use the bypass capacitor recommendations in the previous section.




Figure 1-49 • ProASICPLUS V_{PP} and V_{PN} Capacitor Requirements

- 2. There is a nominal 40 $k\Omega$ pull-up resistor on V_{PP}
- 3. There is a nominal 40 k Ω pull-down resistor on V_{PN}