

Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

EXF

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	202752
Number of I/O	642
Number of Gates	1000000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	896-BGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/apa1000-fg896m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Power-Up Sequencing


While ProASIC<sup>PLUS</sup> devices are live at power-up, the order of V<sub>DD</sub> and V<sub>DDP</sub> power-up is important during system start-up. V<sub>DD</sub> should be powered up simultaneously with V<sub>DDP</sub> on ProASIC<sup>PLUS</sup> devices. Failure to follow these guidelines may result in undesirable pin behavior during system start-up. For more information, refer to Actel's *Power-Up Behavior of ProASIC<sup>PLUS</sup> Devices* application note.

## LVPECL Input Pads


In addition to standard I/O pads and power pads, ProASIC<sup>PLUS</sup> devices have a single LVPECL input pad on both the east and west sides of the device, along with AVDD and AGND pins to power the PLL block. The LVPECL pad cell consists of an input buffer (containing a low voltage differential amplifier) and a signal and its complement, PPECL (I/P) (PECLN) and NPECL (PECLREF). The LVPECL input pad cell differs from the standard I/O cell in that it is operated from  $V_{DD}$  only.

Since it is exclusively an input, it requires no output signal, output enable signal, or output configuration bits. As a special high-speed differential input, it also does not require pull ups. Recommended termination for LVPECL inputs is shown in Figure 1-10. The LVPECL pad cell compares voltages on the PPECL (I/P) pad (as illustrated in Figure 1-11) and the NPECL pad and sends the results to the global MUX (Figure 1-14 on page 1-14). This high-speed, low-skew output essentially controls the clock conditioning circuit.

LVPECLs are designed to meet LVPECL JEDEC receiver standard levels (Table 1-5).



#### Figure 1-10 • Recommended Termination for LVPECL Inputs



#### Figure 1-11 • LVPECL High and Low Threshold Values

#### Table 1-5LVPECL Receiver Specifications

Symbol	Parameter	Min.	Мах	Units
V <sub>IH</sub>	Input High Voltage	1.49	2.72	V
V <sub>IL</sub>	Input Low Voltage	0.86	2.125	V
V <sub>ID</sub>	Differential Input Voltage	0.3	V <sub>DD</sub>	V

## Boundary Scan (JTAG)

ProASIC<sup>PLUS</sup> devices are compatible with IEEE Standard 1149.1, which defines a set of hardware architecture and mechanisms for cost-effective, board-level testing. The basic ProASIC<sup>PLUS</sup> boundary-scan logic circuit is composed of the TAP (test access port), TAP controller, test data registers, and instruction register (Figure 1-12). This circuit supports all mandatory IEEE 1149.1 instructions (EXTEST, SAMPLE/PRELOAD and BYPASS) and the optional IDCODE instruction (Table 1-6).

Each test section is accessed through the TAP, which has five associated pins: TCK (test clock input), TDI and TDO (test data input and output), TMS (test mode selector) and TRST (test reset input). TMS, TDI and TRST are equipped with pull-up resistors to ensure proper operation when no input data is supplied to them. These pins are dedicated for boundary-scan test usage. Actel recommends that a nominal 20 k $\Omega$  pull-up resistor is added to TDO and TCK pins.

The TAP controller is a four-bit state machine (16 states) that operates as shown in Figure 1-13 on page 1-12. The '1's and '0's represent the values that must be present at TMS at a rising edge of TCK for the given state transition to occur. IR and DR indicate that the instruction register or the data register is operating in that state.

ProASIC<sup>PLUS</sup> devices have to be programmed at least once for complete boundary-scan functionality to be available. Prior to being programmed, EXTEST is not available. If boundary-scan functionality is required prior to programming, refer to online technical support on the Actel website and search for ProASIC<sup>PLUS</sup> BSDL.




Figure 1-12 • ProASIC <sup>PLUS</sup> JTAG Boundary Scan	Test Logic Circuit
--	--------------------

#### Table 1-6Boundary-Scan Opcodes


	Hex Opcode
EXTEST	00
SAMPLE/PRELOAD	01
IDCODE	OF

Table 1-6 •	Boundary-Scan	Opcodes
-------------	---------------	---------

	Hex Opcode
CLAMP	05
BYPASS	FF

enable the user to define a wide range of frequency multipliers and divisors. The clock conditioning circuit can advance or delay the clock up to 8 ns (in increments of 0.25 ns) relative to the positive edge of the incoming reference clock. The system also allows for the selection of output frequency clock phases of 0° and 180°.


Prior to the application of signals to the rib drivers, they pass through programmable delay units, one per global network. These units permit the delaying of global signals relative to other signals to assist in the control of input set-up times. Not all possible combinations of input and output modes can be used. The degrees of freedom available in the bidirectional global pad system and in the clock conditioning circuit have been restricted. This avoids unnecessary and unwieldy design kit and software work.



#### Notes:

- 1. FBDLY is a programmable delay line from 0 to 4 ns in 250 ps increments.
- 2. DLYA and DLYB are programmable delay lines, each with selectable values 0 ps, 250 ps, 500 ps, and 4 ns.
- 3. OBDIV will also divide the phase-shift since it takes place after the PLL Core.

Figure 1-14 • PLL Block – Top-Level View and Detailed PLL Block Diagram



**Note:** When a signal from an I/O tile is connected to the core, it cannot be connected to the Global MUX at the same time. Figure 1-15 • Input Connectors to ProASIC<sup>PLUS</sup> Clock Conditioning Circuitry

#### Table 1-7 • Clock-Conditioning Circuitry MUX Settings

MUX	Datapath	Comments
FBSEL		
1	Internal Feedback	
2	Internal Feedback and Advance Clock Using FBDLY	-0.25 to -4 ns in 0.25 ns increments
3	External Feedback (EXTFB)	
XDLYSEL		
0	Feedback Unchanged	
1	Deskew feedback by advancing clock by system delay	Fixed delay of -2.95 ns
OBMUX	GLB	
0	Primary bypass, no divider	
1	Primary bypass, use divider	
2	Delay Clock Using FBDLY	+0.25 to +4 ns in 0.25 ns increments
4	Phase Shift Clock by 0°	
5	Reserved	
6	Phase Shift Clock by +180°	
7	Reserved	
OAMUX	GLA	
0	Secondary bypass, no divider	
1	Secondary bypass, use divider	
2	Delay Clock Using FBDLY	+0.25 to +4 ns in 0.25 ns increments
3	Phase Shift Clock by 0°	

## Logic Tile Timing Characteristics

Timing characteristics for ProASIC<sup>PLUS</sup> devices fall into three categories: family dependent, device dependent, and design dependent. The input and output buffer characteristics are common to all ProASIC<sup>PLUS</sup> family members. Internal routing delays are device dependent. Design dependency means that actual delays are not determined until after placement and routing of the user's design are complete. Delay values may then be determined by using the Timer utility or by performing simulation with post-layout delays.

## **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing-critical paths. Critical nets are determined by net property assignment prior to place-and-route. Refer to the Actel *Designer User's Guide* or online help for details on using constraints.

## **Timing Derating**

Since ProASIC<sup>PLUS</sup> devices are manufactured with a CMOS process, device performance will vary with temperature, voltage, and process. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and optimal process variations. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case process variations (within process specifications). The derating factors shown in Table 1-9 should be applied to all timing data contained within this datasheet.

All timing numbers listed in this datasheet represent sample timing characteristics of ProASIC<sup>PLUS</sup> devices. Actual timing delay values are design-specific and can be derived from the Timer tool in Actel's Designer software after place-and-route.

Table 1-9 •	Temperature and Voltage Derating Factors
	(Normalized to Worst-Case Commercial, $T_J = 70^{\circ}C$ , $V_{DD} = 2.3 V$ )

	–55°C	–40°C	0°C	25°C	70°C	85°C	110°C	125°C	135°C	150°C
2.3 V	0.84	0.86	0.91	0.94	1.00	1.02	1.05	1.13	1.18	1.27
2.5 V	0.81	0.82	0.87	0.90	0.95	0.98	1.01	1.09	1.13	1.21
2.7 V	0.77	0.79	0.83	0.86	0.91	0.93	0.96	1.04	1.08	1.16

#### Notes:

1. The user can set the junction temperature in Designer software to be any integer value in the range of -55°C to 175°C.

2. The user can set the core voltage in Designer software to be any value between 1.4 V and 1.6 V.

# **PLL Electrical Specifications**

Parameter	Value $T_J \leq -40^{\circ}C$	Value	Value T <sub>J</sub> > -40°C		Notes
Frequency Ranges		1			
Reference Frequency f <sub>IN</sub> (min.)	2.0 MHz		1.5 MHz		Clock conditioning circuitry (min.) lowest input frequency
Reference Frequency f <sub>IN</sub> (max.)	180 MHz		180 MHz		Clock conditioning circuitry (max.) highest input frequency
OSC Frequency f <sub>VCO</sub> (min.)	60		24 MHz		Lowest output frequency voltage controlled oscillator
OSC Frequency f <sub>VCO</sub> (max.)	180		180 MHz		Highest output frequency voltage controlled oscillator
Clock Conditioning Circuitry f <sub>OUT</sub> (min.)	$\begin{array}{l} f_{\text{IN}} \leq 40 = 18 \text{ MHz} \\ f_{\text{IN}} > 40 = 16 \text{ MHz} \end{array}$		6 MHz		Lowest output frequency clock conditioning circuitry
Clock Conditioning Circuitry f <sub>OUT</sub> (max.)	180		180 MHz		Highest output frequency clock conditioning circuitry
Acquisition Time from Cold Start					•
Acquisition Time (max.)	80 µs		30 µs		$f_{VCO} \le 40 \text{ MHz}$
Acquisition Time (max.)	80 µs		80 µs		$f_{VCO} > 40 \text{ MHz}$
Long Term Jitter Peak-to-Peak Ma	x.*				•
Temperature		Freq	uency I	ИНz	
		f <sub>VCO</sub> < 10	10 <f<sub>V co&lt;60</f<sub>		
25°C (or higher)		±1%	±2%	±1%	Jitter(ps) = Jitter(%)*period
					For example:
					Jitter in picoseconds at 100 MHz
					= 0.01 * (1/100E6) = 100 ps
0°C		±1.5%	±2.5%	±1%	
–40°C		±2.5%	±3.5%	±1%	
–55°C		±2.5%	±3.5%	±1%	
Power Consumption	•				•
Analog Supply Power (max.*)		6.9	mW per	PLL	
Digital Supply Current (max.)		7	- 7 μW/MHz		
Duty Cycle		50	% ±0.5%	6	
Input Jitter Tolerance		5% inp	ut period 5 ns)	(max.	Maximum jitter allowable on an input clock to acquire and maintain lock.

Note: \*High clock frequencies (>60 MHz) under typical setup conditions

## **PLL I/O Constraints**

PLL locking is guaranteed only when the following constraints are followed:


Table 1-10 • 1	PLL I/O	Constraints
----------------	---------	-------------

		T_J ≤ -40°CPLL locking is guaranteed only when using low drive strength and low slew rate I/O. PLL locking may be inconsistent when using high drive strength or high slew rate I/Os			
І/О Туре	low slew rate I/O. PLL				
SSO	APA300	Hermetic packages $\leq$ 8 SSO	With FIN $\leq$ 180 MHz and		
		Plastic packages $\leq$ 16 SSO	outputs switching simultaneously		
	APA600	Hermetic packages ≤ 16 SSO	, ,		
		Plastic packages $\leq$ 32 SSO			
	APA1000	Hermetic packages ≤ 16 SSO			
		Plastic packages $\leq$ 32 SSO			
	APA300		With FIN $\leq$ 50 MHz and half		
		Plastic packages $\leq$ 20 SSO	outputs switching on positive clock edge, half switching on		
	APA600	Hermetic packages ≤ 32 SSO	the negative clock edge no less		
		Plastic packages $\leq$ 64 SSO	than 10nsec later		
	APA1000	Hermetic packages ≤ 32 SSO			
		Plastic packages $\leq$ 64 SSO			

			Maximum Width Maximum Depth		m Depth	
Device	Bottom	Тор	D	W	D	W
APA750	32	32	256	288	4,096	9
APA1000	44	44	256	396	5,632	9

#### Table 1-13 • Basic Memory Configurations

Туре	Write Access	Read Access	Parity	Library Cell Name
RAM	Asynchronous	Asynchronous	Checked	RAM256x9AA
RAM	Asynchronous	Asynchronous	Generated	RAM256x9AAP
RAM	Asynchronous	Synchronous Transparent	Checked	RAM256x9AST
RAM	Asynchronous	Synchronous Transparent	Generated	RAM256x9ASTP
RAM	Asynchronous	Synchronous Pipelined	Checked	RAM256x9ASR
RAM	Asynchronous	Synchronous Pipelined	Generated	RAM256x9ASRP
RAM	Synchronous	Asynchronous	Checked	RAM256x9SA
RAM	Synchronous	Asynchronous	Generated	RAM256xSAP
RAM	Synchronous	Synchronous Transparent	Checked	RAM256x9SST
RAM	Synchronous	Synchronous Transparent	Generated	RAM256x9SSTP
RAM	Synchronous	Synchronous Pipelined	Checked	RAM256x9SSR
RAM	Synchronous	Synchronous Pipelined	Generated	RAM256x9SSRP
FIFO	Asynchronous	Asynchronous	Checked	FIFO256x9AA
FIFO	Asynchronous	Asynchronous	Generated	FIFO256x9AAP
FIFO	Asynchronous	Synchronous Transparent	Checked	FIFO256x9AST
FIFO	Asynchronous	Synchronous Transparent	Generated	FIFO256x9ASTP
FIFO	Asynchronous	Synchronous Pipelined	Checked	FIFO256x9ASR
FIFO	Asynchronous	Synchronous Pipelined	Generated	FIFO256x9ASRP
FIFO	Synchronous	Asynchronous	Checked	FIFO256x9SA
FIFO	Synchronous	Asynchronous	Generated	FIFO256x9SAP
FIFO	Synchronous	Synchronous Transparent	Checked	FIFO256x9SST
FIFO	Synchronous	Synchronous Transparent	Generated	FIFO256x9SSTP
FIFO	Synchronous	Synchronous Pipelined	Checked	FIFO256x9SSR
FIFO	Synchronous	Synchronous Pipelined	Generated	FIFO256x9SSRP




**Note:** Each RAM block contains a multiplexer (called DMUX) for each output signal, increasing design efficiency. These DMUX cells do not consume any core logic tiles and connect directly to high-speed routing resources between the RAM blocks. They are used when RAM blocks are cascaded and are automatically inserted by the software tools.

Figure 1-21 • Example SRAM Block Diagrams


Table 1-14 •	Memory	Block SRAM	Interface	Signals
--------------	--------	------------	-----------	---------

SRAM Signal	Bits	In/Out	Description
WCLKS	1	In	Write clock used on synchronization on write side
RCLKS	1	In	Read clock used on synchronization on read side
RADDR<0:7>	8	In	Read address
RBLKB	1	In	Read block select (active Low)
RDB	1	In	Read pulse (active Low)
WADDR<0:7>	8	In	Write address
WBLKB	1	In	Write block select (active Low)
DI<0:8>	9	In	Input data bits <0:8>, <8> can be used for parity In
WRB	1	In	Write pulse (active Low)
DO<0:8>	9	Out	Output data bits <0:8>, <8> can be used for parity Out
RPE	1	Out	Read parity error (active High)
WPE	1	Out	Write parity error (active High)
PARODD	1	In	Selects Odd parity generation/detect when High, Even parity when Low


Note: Not all signals shown are used in all modes.



#### Figure 1-23 • APA1000 Memory Block Architecture



Total Memory Blocks Used = 10 Total Memory Bits = 23,040






Figure 1-25 • Multi-Port Memory Usage

## **Design Environment**

The ProASICPLUS family of FPGAs is fully supported by both Actel's Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is an integrated design manager that seamlessly integrates design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment (see Actel's website for more information about Libero IDE). Libero IDE includes Synplify<sup>®</sup> AE from Synplicity<sup>®</sup>, ViewDraw<sup>®</sup> AE from Mentor Graphics<sup>®</sup>, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics, WaveFormer Lite™ AE from SynaptiCAD<sup>®</sup>, PALACE™ AE Physical Synthesis from Magma, and Designer software from Actel.

PALACE is an effective tool when designing with ProASIC<sup>PLUS</sup>. PALACE AE Physical Synthesis from Magma takes an EDIF netlist and optimizes the performance of ProASIC<sup>PLUS</sup> devices through a physical placement-driven process, ensuring that timing closure is easily achieved.

Actel's Designer software is a place-and-route tool that provides a comprehensive suite of back-end support tools for FPGA development. The Designer software includes the following:

- Timer a world-class integrated static timing analyzer and constraints editor that support timing-driven place-and-route
- NetlistViewer a design netlist schematic viewer
- ChipPlanner a graphical floorplanner viewer and editor
- SmartPower allows the designer to quickly estimate the power consumption of a design
- PinEditor a graphical application for editing pin assignments and I/O attributes
- I/O Attribute Editor displays all assigned and unassigned I/O macros and their attributes in a spreadsheet format

With the Designer software, a user can lock the design pins before layout while minimally impacting the results of place-and-route. Additionally, Actel's back-annotation flow is compatible with all the major simulators. Another tool included in the Designer software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from EDA vendors, such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

## ISP

The user can generate \*.bit or \*.stp programming files from the Designer software and can use these files to program a device.

ProASIC<sup>PLUS</sup> devices can be programmed in-system. For more information on ISP of ProASIC<sup>PLUS</sup> devices, refer to the *In-System Programming ProASIC<sup>PLUS</sup> Devices* and *Performing Internal In-System Programming Using Actel's ProASIC<sup>PLUS</sup> Devices* application notes. Prior to being programmed for the first time, the ProASIC<sup>PLUS</sup> device I/Os are in a tristate condition with the pull-up resistor option enabled.

# Table 1-23DC Electrical Specifications (VVDE3.3 V $\pm$ 0.3 Vand VVDE0.2 V(Continued)Applies to Commercial and Industrial Temperature Only

				Comme	rcial/In	dustrial <sup>1</sup>	
Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
I <sub>OZ</sub>		$V_{OH} = GND \text{ or } V_{DD}$	Std.	-10		10	μA
	Current		-F <sup>2, 4</sup>	-10		100	μA
I <sub>OSH</sub>	Output Short Circuit Current High 3.3 V High Drive (OB33P) 3.3 V Low Drive (OB33L)	V <sub>IN</sub> = GND V <sub>IN</sub> = GND		-200 -100			
I <sub>OSL</sub>	Output Short Circuit Current Low 3.3 V High Drive 3.3 V Low Drive	$V_{IN} = V_{DD}$ $V_{IN} = V_{DD}$				200 100	
CI/O	I/O Pad Capacitance					10	pF
C <sub>CLK</sub>	Clock Input Pad Capacitance					10	pF

Notes:

1. All process conditions. Commercial/Industrial: Junction Temperature: -40 to +110°C.

2. All –F parts are only available as commercial.

3. No pull-up resistor required.

4. This will not exceed 2 mA total per device.

5. During transitions, the input signal may overshoot to  $V_{DDP}$ +1.0 V for a limited time of no larger than 10% of the duty cycle.

6. During transitions, the input signal may undershoot to -1.0 V for a limited time of no larger than 10% of the duty cycle.

#### Table 1-28 Worst-Case Commercial Conditions

V<sub>DDP</sub> = 2.3 V, V<sub>DD</sub> = 2.3 V, 35 pF load, T<sub>J</sub> = 70°C

		Max t <sub>DLH</sub> 1					2 /			
Macro Type	Description	Std.	-F	Std.	-F	Std.	-F	Std.	-F	Units
OTB25LPLN	2.5 V, Low Power, Low Output Current, Nominal Slew Rate <sup>5</sup>	3.5	4.2	4.2	5.1	3.8	4.5	3.8	4.6	ns
OTB25LPLL	2.5 V, Low Power, Low Output Current, Low Slew Rate <sup>5</sup>	4.0	4.8	5.3	6.4	4.2	5.1	5.1	6.1	ns

#### Notes:

- 1. t<sub>DLH</sub>=Data-to-Pad High
- 2. t<sub>DHL</sub>=Data-to-Pad Low
- 3. t<sub>ENZH</sub>=Enable-to-Pad, Z to High
- 4.  $t_{ENZL} = Enable-to-Pad, Z to Low$
- 5. Low power I/O work with  $V_{DDP}$ =2.5 V ±10% only.  $V_{DDP}$ =2.3 V for delays.
- 6. All –F parts are only available as commercial.

#### Table 1-29 • Worst-Case Military Conditions

#### $V_{DDP}$ = 3.0 V, $V_{DD}$ = 2.3 V, 35 pF load, $T_J$ = 125°C for Military/MIL-STD-883

		Max t <sub>DLH</sub> 1	Max t <sub>DHL</sub> 2	Max t <sub>ENZH</sub> <sup>3</sup>	Max t <sub>ENZL</sub> 4	
Macro Type	Description	Std.	Std.	Std.	Std.	Units
OTB33PH	3.3 V, PCI Output Current, High Slew Rate	2.2	2.4	2.3	2.1	ns
OTB33PN	3.3 V, High Output Current, Nominal Slew Rate	2.4	3.2	2.7	2.3	ns
OTB33PL	3.3 V, High Output Current, Low Slew Rate	2.7	3.5	2.9	3.0	ns
OTB33LH	3.3 V, Low Output Current, High Slew Rate	2.7	4.3	3.0	3.1	ns
OTB33LN	3.3 V, Low Output Current, Nominal Slew Rate	3.3	4.7	3.4	4.4	ns
OTB33LL	3.3 V, Low Output Current, Low Slew Rate	3.2	6.0	3.5	5.9	ns

#### Notes:

- 1. t<sub>DLH</sub>=Data-to-Pad High
- 2. t<sub>DHL</sub>=Data-to-Pad Low
- 3. t<sub>ENZH</sub>=Enable-to-Pad, Z to High
- 4.  $t_{ENZL}$  = Enable-to-Pad, Z to Low

#### Table 1-30 • Worst-Case Military Conditions


#### V<sub>DDP</sub> = 2.3 V, V<sub>DD</sub> = 2.3 V, 35 pF load, T<sub>J</sub> = 125°C for Military/MIL-STD-883

		Max t <sub>DLH</sub> 1	Max t <sub>DHL</sub> 2	Max t <sub>ENZH</sub> <sup>3</sup>	Max t <sub>ENZL</sub> 4	
Macro Type	Description	Std.	Std.	Std.	Std.	Units
OTB25LPHH	2.5 V, Low Power, High Output Current, High Slew Rate <sup>5</sup>	2.3	2.3	2.4	2.1	ns
OTB25LPHN	2.5 V, Low Power, High Output Current, Nominal Slew ${\rm Rate}^5$	2.7	3.2	2.8	2.1	ns
OTB25LPHL	2.5 V, Low Power, High Output Current, Low Slew Rate <sup>5</sup>	3.2	3.5	3.3	2.8	ns
OTB25LPLH	2.5 V, Low Power, Low Output Current, High Slew Rate <sup>5</sup>	3.0	5.0	3.2	2.8	ns
OTB25LPLN	2.5 V, Low Power, Low Output Current, Nominal Slew Rate <sup>5</sup>	3.7	4.5	4.1	4.1	ns
OTB25LPLL	2.5 V, Low Power, Low Output Current, Low Slew $\operatorname{Rate}^5$	4.4	5.8	4.4	5.4	ns

#### Notes:

- 1. t<sub>DLH</sub>=Data-to-Pad High
- 2. t<sub>DHL</sub>=Data-to-Pad Low
- 3.  $t_{ENZH}$ =Enable-to-Pad, Z to High
- 4.  $t_{ENZL} = Enable-to-Pad, Z to Low$
- 5. Low power I/O work with  $V_{DDP}$ =2.5V ±10% only.  $V_{DDP}$ =2.3V for delays.

## **Output Buffer Delays**



#### Figure 1-27 • Output Buffer Delays

#### Table 1-31 • Worst-Case Commercial Conditions

 $V_{DDP} = 3.0 V, V_{DD} = 2.3 V, 35 pF load, T_{J} = 70^{\circ}C$ 

		Max t <sub>DLH</sub> 1		Max t <sub>DHL</sub> <sup>2</sup>		
Macro Type	Description	Std.	-F	Std.	-F	Units
OB33PH	3.3 V, PCI Output Current, High Slew Rate	2.0	2.4	2.2	2.6	ns
OB33PN	3.3 V, High Output Current, Nominal Slew Rate	2.2	2.6	2.9	3.5	ns
OB33PL	3.3 V, High Output Current, Low Slew Rate	2.5	3.0	3.2	3.9	ns
OB33LH	3.3 V, Low Output Current, High Slew Rate	2.6	3.1	4.0	4.8	ns
OB33LN	3.3 V, Low Output Current, Nominal Slew Rate	2.9	3.5	4.3	5.2	ns
OB33LL	3.3 V, Low Output Current, Low Slew Rate	3.0	3.6	5.6	6.7	ns

#### Notes:

1.  $t_{DLH} = Data-to-Pad High$ 

2.  $t_{DHL}$  = Data-to-Pad Low

3. All –F parts are only available as commercial.

## Table 1-32 Worst-Case Commercial Conditions

$V_{DDP} = 2.3 V, V_{DD} =$	2.3 V, 35 pF	road, T <sub>J</sub> = 70°C ا
-----------------------------	--------------	-------------------------------

		Max t <sub>DLH</sub> 1		Max t <sub>DHL</sub> <sup>2</sup>		
Macro Type	Description	Std.	-F	Std.	-F	Units
OB25LPHH	2.5 V, Low Power, High Output Current, High Slew Rate <sup>3</sup>	2.0	2.4	2.1	2.6	ns
OB25LPHN	2.5 V, Low Power, High Output Current, Nominal Slew Rate <sup>3</sup>	2.4	2.9	3.0	3.6	ns
OB25LPHL	2.5 V, Low Power, High Output Current, Low Slew Rate <sup>3</sup>	2.9	3.5	3.2	3.8	ns
OB25LPLH	2.5 V, Low Power, Low Output Current, High Slew Rate <sup>3</sup>	2.7	3.3	4.6	5.5	ns
OB25LPLN	2.5 V, Low Power, Low Output Current, Nominal Slew Rate <sup>3</sup>	3.5	4.2	4.2	5.1	ns
OB25LPLL	2.5 V, Low Power, Low Output Current, Low Slew Rate <sup>3</sup>	4.0	4.8	5.3	6.4	ns

#### Notes:

- 1.  $t_{DLH} = Data-to-Pad High$
- 2.  $t_{DHL}$  = Data-to-Pad Low
- 3. Low-power I/Os work with  $V_{DDP}$ =2.5 V ±10% only.  $V_{DDP}$ =2.3 V for delays.
- 4. All –F parts are only available as commercial.

#### Table 1-48 Recommended Operating Conditions

		Limits				
Parameter	Symbol	Commercial/Industrial	Military/MIL-STD-883			
Maximum Clock Frequency*	f <sub>CLOCK</sub>	180 MHz	180 MHz			
Maximum RAM Frequency*	f <sub>RAM</sub>	150 MHz	150 MHz			
Maximum Rise/Fall Time on Inputs*						
• Schmitt Trigger Mode (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>	N/A	100 ns			
• Non-Schmitt Trigger Mode (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>	100 ns	10 ns			
Maximum LVPECL Frequency*		180 MHz	180 MHz			
Maximum TCK Frequency (JTAG)	f <sub>TCK</sub>	10 MHz	10 MHz			

Note: \*All –F parts will be 20% slower than standard commercial devices.

#### Table 1-49 • Slew Rates Measured at C = 30pF, Nominal Power Supplies and 25°C

Туре	Trig. Level	Rising Edge (ns)	Slew Rate (V/ns)	Falling Edge (ns)	Slew Rate (V/ns)	PCI Mode
OB33PH	10%-90%	1.60	1.65	1.65	1.60	Yes
OB33PN	10%-90%	1.57	1.68	3.32	0.80	No
OB33PL	10%-90%	1.57	1.68	1.99	1.32	No
OB33LH	10%-90%	3.80	0.70	4.84	0.55	No
OB33LN	10%-90%	4.19	0.63	3.37	0.78	No
OB33LL	10%-90%	5.49	0.48	2.98	0.89	No
OB25LPHH	10%-90%	1.55	1.29	1.56	1.28	No
OB25LPHN	10%-90%	1.70	1.18	2.08	0.96	No
OB25LPHL	10%-90%	1.97	1.02	2.09	0.96	No
OB25LPLH	10%-90%	3.57	0.56	3.93	0.51	No
OB25LPLN	10%-90%	4.65	0.43	3.28	0.61	No
OB25LPLL	10%-90%	5.52	0.36	3.44	0.58	No

Notes:

1. Standard and –F parts.

2. All –F only available as commercial.

#### Table 1-50 • JTAG Switching Characteristics

Description	Symbol	Min	Мах	Unit
Output delay from TCK falling to TDI, TMS	t <sub>TCKTDI</sub>	-4	4	ns
TDO Setup time before TCK rising	t <sub>tdotck</sub>	10		ns
TDO Hold time after TCK rising	t <sub>tcktdo</sub>	0		ns
TCK period	t <sub>TCK</sub>	100 <sup>2</sup>	1,000	ns
RCK period	t <sub>RCK</sub>	100	1,000	ns

#### Notes:

1. For DC electrical specifications of the JTAG pins (TCK, TDI, TMS, TDO, TRST), refer to Table 1-22 on page 1-37 when  $V_{DDP} = 2.5 V$  and Table 1-24 on page 1-41 when  $V_{DDP} = 3.3 V$ .

2. If RCK is being used, there is no minimum on the TCK period.





Figure 1-30 • JTAG Operation Timing

## Synchronous SRAM Read, Access Timed Output Strobe (Synchronous Transparent)



**Note:** The plot shows the normal operation status.


Figure 1-31 • Synchronous SRAM Read, Access Timed Output Strobe (Synchronous Transparent)

Table 1-52 •	$T_J = 0^{\circ}C$ to 110°C; $V_{DD} = 2.3 V$ to 2.7 V for Commercial/industrial
	$T_J = -55^{\circ}C$ to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883

Symbol t <sub>xxx</sub>	Description	Min.	Max.	Units	Notes
CCYC	Cycle time	7.5		ns	
CMH	Clock high phase	3.0		ns	
CML	Clock low phase	3.0		ns	
OCA	New DO access from RCLKS ↑	7.5		ns	
OCH	Old DO valid from RCLKS $\uparrow$		3.0	ns	
RACH	RADDR hold from RCLKS ↑	0.5		ns	
RACS	RADDR setup to RCLKS ↑	1.0		ns	
RDCH	RDB hold from RCLKS ↑	0.5		ns	
RDCS	RDB setup to RCLKS ↑	1.0		ns	
RPCA	New RPE access from RCLKS $\uparrow$	9.5		ns	
RPCH	Old RPE valid from RCLKS ↑		3.0	ns	

**Note:** All –F speed grade devices are 20% slower than the standard numbers.

## Asynchronous SRAM Read, RDB Controlled



#### **Note:** The plot shows the normal operation status.

#### Figure 1-35 • Asynchronous SRAM Read, RDB Controlled

# Table 1-56T\_J = 0°C to 110°C; V\_DD = 2.3 V to 2.7 V for Commercial/industrial $T_J = -55°C$ to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883

		•			
Symbol t <sub>xxx</sub>	Description	Min.	Max.	Units	Notes
ORDA	New DO access from RB $\downarrow$	7.5		ns	
ORDH	Old DO valid from RB $\downarrow$		3.0	ns	
RDCYC	Read cycle time	7.5		ns	
RDMH	RB high phase	3.0		ns	Inactive setup to new cycle
RDML	RB low phase	3.0		ns	Active
RPRDA	New RPE access from RB $\downarrow$	9.5		ns	
RPRDH	Old RPE valid from RB $\downarrow$		3.0	ns	

Note: All –F speed grade devices are 20% slower than the standard numbers.

## Asynchronous FIFO Full and Empty Transitions

The asynchronous FIFO accepts writes and reads while not full or not empty. When the FIFO is full, all writes are inhibited. Conversely, when the FIFO is empty, all reads are inhibited. A problem is created if the FIFO is written to during the transition from full to not full, or read during the transition from empty to not empty. The exact time at which the write or read operation changes from inhibited to accepted after the read (write) signal which causes the transition from full or empty to not full or not empty is indeterminate. For slow cycles, this indeterminate period starts 1 ns after the RB (WB) transition, which deactivates full or not empty and ends 3 ns after the RB (WB) transition. For fast cycles, the indeterminate period ends 3 ns (7.5 ns - RDL (WRL)) after the RB (WB) transition, whichever is later (Table 1-1 on page 1-7).

The timing diagram for write is shown in Figure 1-38 on page 1-65. The timing diagram for read is shown in Figure 1-39 on page 1-66. For basic SRAM configurations, see Table 1-14 on page 1-25. When reset is asserted, the

empty flag will be asserted, the counters will reset, the outputs go to zero, but the internal RAM is not erased.

## **Enclosed Timing Diagrams – FIFO Mode:**

The following timing diagrams apply only to single cell; they are not applicable to cascaded cells. For more information, refer to the *ProASIC<sup>PLUS</sup> RAM/FIFO Blocks* application note.


- "Asynchronous FIFO Read" section on page 1-70
- "Asynchronous FIFO Write" section on page 1-71
- "Synchronous FIFO Read, Access Timed Output Strobe (Synchronous Transparent)" section on page 1-72
- "Synchronous FIFO Read, Pipeline Mode Outputs (Synchronous Pipelined)" section on page 1-73
- "Synchronous FIFO Write" section on page 1-74
- "FIFO Reset" section on page 1-75

FIFO Signal Bits In/Out		In/Out	Description	
WCLKS	1	In	Write clock used for synchronization on write side	
RCLKS	1	In	Read clock used for synchronization on read side	
LEVEL <0:7>*	8	In	Direct configuration implements static flag logic	
RBLKB	1	In	Read block select (active Low)	
RDB	1	In	Read pulse (active Low)	
RESET	1	In	Reset for FIFO pointers (active Low)	
WBLKB	1	In	Write block select (active Low)	
DI<0:8>	9	In	Input data bits <0:8>, <8> will be generated if PARGEN is true	
WRB	1	In	Write pulse (active Low)	
FULL, EMPTY	2	Out	FIFO flags. FULL prevents write and EMPTY prevents read	
EQTH, GEQTH*	2	Out	EQTH is true when the FIFO holds the number of words specified by the LEVEL si GEQTH is true when the FIFO holds (LEVEL) words or more	
DO<0:8>	9	Out	Output data bits <0:8>	
RPE	1	Out	Read parity error (active High)	
WPE	1	Out	Write parity error (active High)	
LGDEP <0:2>	3	In	Configures DEPTH of the FIFO to 2 (LGDEP+1)	
PARODD	1	In	Selects Odd parity generation/detect when high, Even when low	

Table 1-62 • Memory Block FIFO Interface Signals

**Note:** \*LEVEL is always eight bits (0000.0000, 0000.0001). That means for values of DEPTH greater than 256, not all values will be possible, e.g. for DEPTH=512, the LEVEL can only have the values 2, 4, . . ., 512. The LEVEL signal circuit will generate signals that indicate whether the FIFO is exactly filled to the value of LEVEL (EQTH) or filled equal or higher (GEQTH) than the specified LEVEL. Since counting starts at 0, EQTH will become true when the FIFO holds (LEVEL+1) words for 512-bit FIFOs.

## Synchronous FIFO Write



**Note:** The plot shows the normal operation status.

#### Figure 1-47 • Synchronous FIFO Write

# Table 1-67T<sub>J</sub> = 0°C to 110°C; V<sub>DD</sub> = 2.3 V to 2.7 V for Commercial/industrialT<sub>J</sub> = -55°C to 150°C, V<sub>DD</sub> = 2.3 V to 2.7 V for Military/MIL-STD-883

Symbol t <sub>xxx</sub>	Description	Min.	Max.	Units	Notes
CCYC	Cycle time	7.5		ns	
СМН	Clock high phase	3.0		ns	
CML	Clock low phase	3.0		ns	
DCH	DI hold from WCLKS ↑	0.5		ns	
DCS	DI setup to WCLKS ↑	1.0		ns	
FCBA	New FULL access from WCLKS $\downarrow$	3.0 <sup>1</sup>		ns	
ECBA	EMPTY $\downarrow$ access from WCLKS $\downarrow$	3.0 <sup>1</sup>		ns	
ЕСВН, FCBH, HCBH	Old EMPTY, FULL, EQTH, & GETH valid hold time from WCLKS $\downarrow$		1.0	ns	Empty/full/thresh are invalid from the end of hold until the new access is complete
НСВА	EQTH or GETH access from WCLKS $\downarrow$	4.5		ns	
WPCA	New WPE access from WCLKS ↑			ns	WPE is invalid, while PARGEN is active
WPCH	Old WPE valid from WCLKS ↑		0.5	ns	
WRCH, WBCH	WRB & WBLKB hold from WCLKS $\uparrow$	0.5		ns	
WRCS, WBCS	WRB & WBLKB setup to WCLKS ↑	1.0		ns	

#### Notes:

1. At fast cycles, ECBA and FCBA = MAX (7.5 ns – CMH), 3.0 ns.

2. All –F speed grade devices are 20% slower than the standard numbers.