



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 73728 |
| Number of I/O | 248 |
| Number of Gates | 300000 |
| Voltage - Supply | 2.3V ~ 2.7V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TC) |
| Package / Case | 352-BFCQFP with Tie Bar |
| Supplier Device Package | 352-CQFP (75x75) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/apa300-cq352m |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Device Resources

| | User I/Os ² | | | | | | | | | | | | |
|---------|------------------------|-----------------|------------------|------------------|------------------|---------------------|------------------|-----------------|---------------------|------------------|-----------------|-----------------|-------------------------|
| | Commercial/Industrial | | | | | | | | Milita | ry/MIL-S1 | D-883B | | |
| Device | TQFP 100-Pin | TQFP 144-Pin | PQFP 208-Pin | PBGA 456-Pin | FBGA 144-Pin | FBGA 256-Pin | FBGA 484-Pin | FBGA 676-Pin | FBGA 896-Pin | FBGA 1152-Pin | CQFP 208-Pin | CQFP 352-Pin | CCGA/ LGA 624-Pin |
| APA075 | 66 | 107 | 158 | | 100 | | | | | | | | |
| APA150 | 66 | | 158 | 242 | 100 | 186 ³ | | | | | | | |
| APA300 | | | 158 ⁴ | 290 ⁴ | 100 ⁴ | 186 ^{3, 4} | | | | | 158 | 248 | |
| APA450 | | | 158 | 344 | 100 | 186 ³ | 344 ³ | | | | | | |
| APA600 | | | 158 ⁴ | 356 ⁴ | | 186 ^{3, 4} | 370 ³ | 454 | | | 158 | 248 | 440 |
| APA750 | | | 158 | 356 | | | | 454 | 562 ⁵ | | | | |
| APA1000 | | | 158 ⁴ | 356 ⁴ | | | | | 642 ^{4, 5} | 712 ⁵ | 158 | 248 | 440 |

Notes:

- 1. Package Definitions: TQFP = Thin Quad Flat Pack, PQFP = Plastic Quad Flat Pack, PBGA = Plastic Ball Grid Array, FBGA = Fine Pitch Ball Grid Array, CQFP = Ceramic Quad Flat Pack, CCGA = Ceramic Column Grid Array, LGA = Land Grid Array
- 2. Each pair of PECL I/Os is counted as one user I/O.
- 3. FG256 and FG484 are footprint-compatible packages.
- 4. Military Temperature Plastic Package Offering
- 5. FG896 and FG1152 are footprint-compatible packages.

General Guideline

Maximum performance numbers in this datasheet are based on characterized data. Actel does not guarantee performance beyond the limits specified within the datasheet.

v5.8 iii

Temperature Grade Offerings

| Package | APA075 | APA150 | APA300 | APA450 | APA600 | APA750 | APA1000 |
|---------|--------|--------|---------|--------|---------|--------|---------|
| TQ100 | С, І | С, І | | | | | |
| TQ144 | С, І | | | | | | |
| PQ208 | С, І | С, І | C, I, M | С, І | C, I, M | С, І | C, I, M |
| BG456 | | С, І | C, I, M | С, І | C, I, M | С, І | C, I, M |
| FG144 | С, І | С, І | C, I, M | С, І | | | |
| FG256 | | С, І | C, I, M | С, І | C, I, M | | |
| FG484 | | | | С, І | C, I, M | | |
| FG676 | | | | | C, I, M | С, І | |
| FG896 | | | | | | С, І | C, I, M |
| FG1152 | | | | | | | С, І |
| CQ208 | | | M, B | | M, B | | M, B |
| CQ352 | | | M, B | | M, B | | M, B |
| CG624 | | | | | M, B | | M, B |

Note: C = Commercial I = Industrial M = MilitaryB = MIL-STD-883

Speed Grade and Temperature Matrix

| | -F | Std. |
|------|----|----------|
| С | ✓ | ✓ |
| I | | ✓ |
| M, B | | √ |

Note: C = Commercial I = Industrial M = MilitaryB = MIL-STD-883

iv v5.8

General Description

The ProASIC PLUS family of devices, Actel's second-generation Flash FPGAs, offers enhanced performance over Actel's ProASIC family. It combines the advantages of ASICs with the benefits of programmable devices through nonvolatile Flash technology. This enables engineers to create high-density systems using existing ASIC or FPGA design flows and tools. In addition, the ProASIC family offers a unique clock conditioning circuit based on two on-board phase-locked loops (PLLs). The family offers up to one million system gates, supported with up to 198 kbits of two-port SRAM and up to 712 user I/Os, all providing 50 MHz PCI performance.

Advantages to the designer extend beyond performance. Unlike SRAM-based FPGAs, four levels of routing hierarchy simplify routing, while the use of Flash technology allows all functionality to be live at powerup. No external boot PROM is required to support device programming. While on-board security mechanisms prevent access to the program information. reprogramming can be performed in-system to support future design iterations and field upgrades. The device's architecture mitigates the complexity of ASIC migration at higher user volume. This makes ProASICPLUS a costeffective solution for applications in the networking, communications, computing, and avionics markets.

The ProASIC family achieves its nonvolatility and reprogrammability through an advanced Flash-based 0.22 μm LVCMOS process with four layers of metal. Standard CMOS design techniques are used to implement logic and control functions, including the PLLs and LVPECL inputs. This results in predictable performance compatible with gate arrays.

The ProASICPLUS architecture provides granularity comparable to gate arrays. The device core consists of a Sea-of-Tiles™. Each tile can be configured as a flip-flop, latch, or three-input/one-output logic function by programming the appropriate Flash switches. The

combination of fine granularity, flexible routing resources, and abundant Flash switches allow 100% utilization and over 95% routability for highly congested designs. Tiles and larger functions are interconnected through a four-level routing hierarchy.

Embedded two-port SRAM blocks with built-in FIFO/RAM control logic can have user-defined depths and widths. Users can also select programming for synchronous or asynchronous operation, as well as parity generations or checking.

The unique clock conditioning circuitry in each device includes two clock conditioning blocks. Each block provides a PLL core, delay lines, phase shifts (0° and 180°), and clock multipliers/dividers, as well as the circuitry needed to provide bidirectional access to the PLL. The PLL block contains four programmable frequency dividers which allow the incoming clock signal to be divided by a wide range of factors from 1 to 64. The clock conditioning circuit also delays or advances the incoming reference clock up to 8 ns (in increments of 0.25 ns). The PLL can be configured internally or externally during operation without redesigning or reprogramming the part. In addition to the PLL, there are two LVPECL differential input pairs to accommodate high-speed clock and data inputs.

To support customer needs for more comprehensive, lower-cost, board-level testing, Actel's ProASICPLUS devices are fully compatible with IEEE Standard 1149.1 for test access port and boundary-scan test architecture. For more information concerning the Flash FPGA implementation, please refer to the "Boundary Scan (JTAG)" section on page 1-11.

ProASICPLUS devices are available in a variety of highperformance plastic packages. Those packages and the performance features discussed above are described in more detail in the following sections.

ProASICPLUS Flash Family FPGAs

Routing Resources

The routing structure of ProASICPLUS devices is designed to provide high performance through a flexible four-level hierarchy of routing resources: ultra-fast local resources, efficient long-line resources, high-speed, very long-line resources, and high performance global networks.

The ultra-fast local resources are dedicated lines that allow the output of each tile to connect directly to every input of the eight surrounding tiles (Figure 1-4).

The efficient long-line resources provide routing for longer distances and higher fanout connections. These resources vary in length (spanning 1, 2, or 4 tiles), run both vertically and horizontally, and cover the entire ProASIC PLUS device (Figure 1-5 on page 1-5). Each tile can drive signals onto the efficient long-line resources, which

can in turn access every input of every tile. Active buffers are inserted automatically by routing software to limit the loading effects due to distance and fanout.

The high-speed, very long-line resources, which span the entire device with minimal delay, are used to route very long or very high fanout nets. (Figure 1-6 on page 1-6).

The high-performance global networks are low-skew, high fanout nets that are accessible from external pins or from internal logic (Figure 1-7 on page 1-7). These nets are typically used to distribute clocks, resets, and other high fanout nets requiring a minimum skew. The global networks are implemented as clock trees, and signals can be introduced at any junction. These can be employed hierarchically with signals accessing every input on all tiles




Figure 1-4 • Ultra-Fast Local Resources

1-4 v5.8




Figure 1-6 • High-Speed, Very Long-Line Resources

Clock Resources


The ProASICPLUS family offers powerful and flexible control of circuit timing through the use of analog circuitry. Each chip has two clock conditioning blocks containing a phase-locked loop (PLL) core, delay lines, phase shifter (0° and 180°), clock multiplier/dividers, and all the circuitry needed for the selection and interconnection of inputs to the global network (thus providing bidirectional access to the PLL). This permits the PLL block to drive inputs and/or outputs via the two global lines on each side of the chip (four total lines). This circuitry is discussed in more detail in the "ProASICPLUS Clock Management System" section on page 1-13.

Clock Trees

One of the main architectural benefits of ProASICPLUS is the set of power- and delay-friendly global networks. ProASICPLUS offers four global trees. Each of these trees is based on a network of spines and ribs that reach all the tiles in their regions (Figure 1-7 on page 1-7). This flexible clock tree architecture allows users to map up to 88 different internal/external clocks in an APA1000 device. Details on the clock spines and various numbers of the family are given in Table 1-1 on page 1-7.

The flexible use of the ProASICPLUS clock spine allows the designer to cope with several design requirements. Users implementing clock-resource intensive applications can easily route external or gated internal clocks using global routing spines. Users can also drastically reduce delay penalties and save buffering resources by mapping critical high fanout nets to spines. For design hints on using these features, refer to Actel's Efficient Use of ProASIC Clock Trees application note.

1-6 v5.8



Note: This figure shows routing for only one global path.

Figure 1-7 • High-Performance Global Network

Table 1-1 ● Clock Spines

| | APA075 | APA150 | APA300 | APA450 | APA600 | APA750 | APA1000 |
|------------------------------------|--------|--------|--------|--------|--------|--------|---------|
| Global Clock Networks (Trees) | 4 | 4 | 4 | 4 | 4 | 4 | 4 |
| Clock Spines/Tree | 6 | 8 | 8 | 12 | 14 | 16 | 22 |
| Total Spines | 24 | 32 | 32 | 48 | 56 | 64 | 88 |
| Top or Bottom Spine Height (Tiles) | 16 | 24 | 32 | 32 | 48 | 64 | 80 |
| Tiles in Each Top or Bottom Spine | 512 | 768 | 1,024 | 1,024 | 1,536 | 2,048 | 2,560 |
| Total Tiles | 3,072 | 6,144 | 8,192 | 12,288 | 21,504 | 32,768 | 56,320 |

ProASICPLUS Flash Family FPGAs

Array Coordinates

During many place-and-route operations in Actel's Designer software tool, it is possible to set constraints that require array coordinates.

Table 1-2 is provided as a reference. The array coordinates are measured from the lower left (0,0). They can be used in region constraints for specific groups of core cells, I/Os, and RAM blocks. Wild cards are also allowed.

I/O and cell coordinates are used for placement constraints. Two coordinate systems are needed because there is not a one-to-one correspondence between I/O

cells and core cells. In addition, the I/O coordinate system changes depending on the die/package combination.

Core cell coordinates start at the lower left corner (represented as (1,1)) or at (1,5) if memory blocks are present at the bottom. Memory coordinates use the same system and are indicated in Table 1-2. The memory coordinates for an APA1000 are illustrated in Figure 1-8. For more information on how to use constraints, see the *Designer User's Guide* or online help for ProASICPLUS software tools.

Table 1-2 ● Array Coordinates

| | Logic Tile | | | | Me | mory Rows | | |
|---------|------------|-----|-----|-----|----------------|-------------------------|------|----------|
| | М | in. | Ma | ax. | Bottom | Тор | | All |
| Device | х | у | х | у | У | У | Min. | Мах. |
| APA075 | 1 | 1 | 96 | 32 | _ | (33,33) or (33, 35) | 0,0 | 97, 37 |
| APA150 | 1 | 1 | 128 | 48 | - | (49,49) or (49, 51) | 0,0 | 129, 53 |
| APA300 | 1 | 5 | 128 | 68 | (1,1) or (1,3) | (69,69) or (69, 71) | 0,0 | 129, 73 |
| APA450 | 1 | 5 | 192 | 68 | (1,1) or (1,3) | (69,69) or (69, 71) | 0,0 | 193, 73 |
| APA600 | 1 | 5 | 224 | 100 | (1,1) or (1,3) | (101,101) or (101, 103) | 0,0 | 225, 105 |
| APA750 | 1 | 5 | 256 | 132 | (1,1) or (1,3) | (133,133) or (133, 135) | 0,0 | 257, 137 |
| APA1000 | 1 | 5 | 352 | 164 | (1,1) or (1,3) | (165,165) or (165, 167) | 0,0 | 353, 169 |




Figure 1-8 • Core Cell Coordinates for the APA1000

1-8 v5.8

Input/Output Blocks

To meet complex system demands, the ProASICPLUS family offers devices with a large number of user I/O pins, up to 712 on the APA1000. Table 1-3 shows the available supply voltage configurations (the PLL block uses an independent 2.5 V supply on the AVDD and AGND pins). All I/Os include ESD protection circuits. Each I/O has been tested to 2000 V to the human body model (per JESD22 (HBM)).

Six or seven standard I/O pads are grouped with a GND pad and either a V_{DD} (core power) or V_{DDP} (I/O power) pad. Two reference bias signals circle the chip. One protects the cascaded output drivers, while the other creates a virtual V_{DD} supply for the I/O ring.

I/O pads are fully configurable to provide the maximum flexibility and speed. Each pad can be configured as an input, an output, a tristate driver, or a bidirectional buffer (Figure 1-9 and Table 1-4).

Table 1-3 • ProASICPLUS I/O Power Supply Voltages

| | V_{DDP} | | | | |
|---------------------|--------------------|-------|--|--|--|
| | 2.5 V | 3.3 V | | | |
| Input Compatibility | 2.5 V | 3.3 V | | | |
| Output Drive | 2.5 V | 3.3 V | | | |




Figure 1-9 • I/O Block Schematic Representation

Table 1-4 • I/O Features


| Function | Description |
|-------------------------------------|---|
| I/O pads configured as inputs | Selectable 2.5 V or 3.3 V threshold levels |
| | Optional pull-up resistor |
| | • Optionally configurable as Schmitt trigger input. The Schmitt trigger input option can be configured as an input only, not a bidirectional buffer. This input type may be slower than a standard input under certain conditions and has a typical hysteresis of 0.35 V. I/O macros with an "S" in the standard I/O library have added Schmitt capabilities. |
| | 3.3 V PCI Compliant (except Schmitt trigger inputs) |
| I/O pads configured as outputs | Selectable 2.5 V or 3.3 V compliant output signals |
| | • 2.5 V – JEDEC JESD 8-5 |
| | • 3.3 V – JEDEC JESD 8-A (LVTTL and LVCMOS) |
| | • 3.3 V PCI compliant |
| | Ability to drive LVTTL and LVCMOS levels |
| | Selectable drive strengths |
| | Selectable slew rates |
| | Tristate |
| I/O pads configured as bidirectiona | Selectable 2.5 V or 3.3 V compliant output signals |
| buffers | • 2.5 V – JEDEC JESD 8-5 |
| | • 3.3 V – JEDEC JESD 8-A (LVTTL and LVCMOS) |
| | • 3.3 V PCI compliant |
| | Optional pull-up resistor |
| | Selectable drive strengths |
| | Selectable slew rates |
| | Tristate |

ProASICPLUS Flash Family FPGAs

enable the user to define a wide range of frequency multipliers and divisors. The clock conditioning circuit can advance or delay the clock up to 8 ns (in increments of 0.25 ns) relative to the positive edge of the incoming reference clock. The system also allows for the selection of output frequency clock phases of 0° and 180°.

Prior to the application of signals to the rib drivers, they pass through programmable delay units, one per global network. These units permit the delaying of global

signals relative to other signals to assist in the control of input set-up times. Not all possible combinations of input and output modes can be used. The degrees of freedom available in the bidirectional global pad system and in the clock conditioning circuit have been restricted. This avoids unnecessary and unwieldy design kit and software work.



Notes:

- 1. FBDLY is a programmable delay line from 0 to 4 ns in 250 ps increments.
- 2. DLYA and DLYB are programmable delay lines, each with selectable values 0 ps, 250 ps, 500 ps, and 4 ns.
- 3. OBDIV will also divide the phase-shift since it takes place after the PLL Core.

Figure 1-14 • PLL Block – Top-Level View and Detailed PLL Block Diagram

1-14 v5.8

l®User Security

ProASICPLUS devices have FlashLock protection bits that, FlashLockonce programmed, block the entire programmed contents from being read externally. Please refer to Table 1-11 for details on the number of bits in the key for each device. If locked, the user can only reprogram the device employing the user-defined security key. This protects the device from being read back and duplicated. Since programmed data is stored in nonvolatile memory cells (actually very small capacitors) rather than in the wiring, physical deconstruction cannot be used to compromise data. This type of security breach is further discouraged by the placement of the memory cells beneath the four metal layers (whose removal cannot be accomplished without disturbing the charge in the capacitor). This is the highest security provided in the industry. For more information, refer to Actel's Design Security in Nonvolatile Flash and Antifuse FPGAs white paper.

Table 1-11 • Flashlock Key Size by Device

| Device | Key Size |
|---------|----------|
| APA075 | 79 bits |
| APA150 | 79 bits |
| APA300 | 79 bits |
| APA450 | 119 bits |
| APA600 | 167 bits |
| APA750 | 191 bits |
| APA1000 | 263 bits |

Embedded Memory Floorplan

The embedded memory is located across the top and bottom of the device in 256x9 blocks (Figure 1-1 on page 1-2). Depending on the device, up to 88 blocks are available to support a variety of memory configurations. Each block can be programmed as an independent memory array or combined (using dedicated memory routing resources) to form larger, more complex memory configurations. A single memory configuration could include blocks from both the top and bottom memory locations.

Table 1-12 ◆ ProASICPLUS Memory Configurations by Device

Embedded Memory Configurations

The embedded memory in the ProASICPLUS family provides great configuration flexibility (Table 1-12). Each ProASICPLUS block is designed and optimized as a two-port memory (one read, one write). This provides 198 kbits of two-port and/or single port memory in the APA1000 device.

Each memory block can be configured as FIFO or SRAM, with independent selection of synchronous or asynchronous read and write ports (Table 1-13). Additional characteristics include programmable flags as well as parity checking and generation. Figure 1-21 on page 1-25 and Figure 1-22 on page 1-26 show the block diagrams of the basic SRAM and FIFO blocks. Table 1-14 on page 1-25 and Table 1-15 on page 1-26 describe memory block SRAM and FIFO interface signals, respectively. A single memory block is designed to operate at up to 150 MHz (standard speed grade typical conditions). Each block is comprised of 256 9-bit words (one read port, one write port). The memory blocks may be cascaded in width and/or depth to create the desired memory organization. (Figure 1-23 on page 1-27). This provides optimal bit widths of 9 (one block), 18, 36, and 72, and optimal depths of 256, 512, 768, and 1,024. Refer to Actel's SmartGen User's Guide for more information.

Figure 1-24 on page 1-27 gives an example of optimal memory usage. Ten blocks with 23,040 bits have been used to generate three arrays of various widths and depths. Figure 1-25 on page 1-27 shows how RAM blocks can be used in parallel to create extra read ports. In this example, using only 10 of the 88 available blocks of the APA1000 yields an effective 6,912 bits of multiple port RAM. The Actel SmartGen software facilitates building wider and deeper memory configurations for optimal memory usage.

| | | | Maximum Width | | Maximu | m Depth |
|--------|--------|-----|---------------|-----|--------|---------|
| Device | Bottom | Тор | D | W | D | W |
| APA075 | 0 | 12 | 256 | 108 | 1,536 | 9 |
| APA150 | 0 | 16 | 256 | 144 | 2,048 | 9 |
| APA300 | 16 | 16 | 256 | 144 | 2,048 | 9 |
| APA450 | 24 | 24 | 256 | 216 | 3,072 | 9 |
| APA600 | 28 | 28 | 256 | 252 | 3,584 | 9 |





Figure 1-23 • APA1000 Memory Block Architecture



Total Memory Blocks Used = 10 Total Memory Bits = 23,040

Figure 1-24 • Example Showing Memory Arrays with Different Widths and Depths




Figure 1-25 • Multi-Port Memory Usage

Design Environment

The ProASICPLUS family of FPGAs is fully supported by both Actel's Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is an integrated design manager that seamlessly integrates design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment (see Actel's website for more information about Libero IDE). Libero IDE includes Synplify® AE from Synplicity®, ViewDraw® AE from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ AE from SynaptiCAD[®], PALACE™ AE Physical Synthesis from Magma, and Designer software from Actel.

PALACE is an effective tool when designing with ProASICPLUS. PALACE AE Physical Synthesis from Magma takes an EDIF netlist and optimizes the performance of ProASICPLUS devices through a physical placement-driven process, ensuring that timing closure is easily achieved.

Actel's Designer software is a place-and-route tool that provides a comprehensive suite of back-end support tools for FPGA development. The Designer software includes the following:

- Timer a world-class integrated static timing analyzer and constraints editor that support timing-driven place-and-route
- NetlistViewer a design netlist schematic viewer
- ChipPlanner a graphical floorplanner viewer and editor
- SmartPower allows the designer to quickly estimate the power consumption of a design
- PinEditor a graphical application for editing pin assignments and I/O attributes
- I/O Attribute Editor displays all assigned and unassigned I/O macros and their attributes in a spreadsheet format

With the Designer software, a user can lock the design pins before layout while minimally impacting the results of place-and-route. Additionally, Actel's back-annotation flow is compatible with all the major simulators. Another tool included in the Designer software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from EDA vendors, such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

ISP

The user can generate *.bit or *.stp programming files from the Designer software and can use these files to program a device.

ProASICPLUS devices can be programmed in-system. For more information on ISP of ProASICPLUS devices, refer to the *In-System Programming ProASICPLUS Devices* and *Performing Internal In-System Programming Using Actel's ProASICPLUS Devices* application notes. Prior to being programmed for the first time, the ProASICPLUS device I/Os are in a tristate condition with the pull-up resistor option enabled.

1-28 v5.8

Related Documents

Application Notes

Efficient Use of ProASIC Clock Trees

http://www.actel.com/documents/A500K_Clocktree_AN.pdf

I/O Features in ProASICPLUS Flash FPGAs

http://www.actel.com/documents/APA_LVPECL_AN.pdf

Power-Up Behavior of ProASICPLUS Devices

http://www.actel.com/documents/APA_PowerUp_AN.pdf

ProASICPLUS PLL Dynamic Reconfiguration Using JTAG

http://www.actel.com/documents/APA_PLLdynamic_AN.pdf

Using ProASICPLUS Clock Conditioning Circuits

http://www.actel.com/documents/APA_PLL_AN.pdf

In-System Programming ProASICPLUS Devices

http://www.actel.com/documents/APA_External_ISP_AN.pdf

Performing Internal In-System Programming Using Actel's ProASICPLUS Devices

http://www.actel.com/documents/APA_Microprocessor_AN.pdf

ProASICPLUS RAM and FIFO Blocks

http://www.actel.com/documents/APA_RAM_FIFO_AN.pdf

White Paper

Design Security in Nonvolatile Flash and Antifuse FPGAs http://www.actel.com/documents/DesignSecurity_WP.pdf

User's Guide

Designer User's Guide
http://www.actel.com/documents/designer_UG.pdf
SmartGen Cores Reference Guide
http://www.actel.com/documents/gen_refguide_ug.pdf
ProASIC and ProASICPLUS Macro Library Guide

http://www.actel.com/documents/pa_libguide_UG.pdf

Additional Information

The following link contains additional information on ProASICPLUS devices. http://www.actel.com/products/proasicplus/default.aspx

Table 1-23 • DC Electrical Specifications (V_{DDP} = 3.3 V \pm 0.3 V and V_{DD} = 2.5 V \pm 0.2 V) Applies to Commercial and Industrial Temperature Only

| | | | Comme | rcial/In | dustrial ¹ | | |
|------------------------------|---|---|-----------------|-----------------------------|-----------------------|--|----|
| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Units | |
| V _{OH} | Output High Voltage 3.3 V I/O, High Drive (OB33P) | I _{OH} = -14 mA I _{OH} = -24 mA | | 0.9*V _{DDP} 2.4 | | | V |
| | 3.3 V I/O, Low Drive (OB33L) | $I_{OH} = -6 \text{ mA}$ $I_{OH} = -12 \text{ mA}$ | | 0.9*V _{DDP} 2.4 | | | |
| V _{OL} | Output Low Voltage 3.3 V I/O, High Drive (OB33P) 3.3 V I/O, Low Drive (OB33L) | I _{OL} = 15 mA I _{OL} = 20 mA I _{OL} = 28 mA I _{OL} = 7 mA I _{OL} = 10 mA I _{OL} = 15 mA | | | | 0.1V _{DDP} 0.4 0.7 0.1V _{DDP} 0.4 0.7 | V |
| V _{IH} ⁵ | Input High Voltage 3.3 V Schmitt Trigger Inputs 3.3 V LVTTL/LVCMOS 2.5 V Mode | OL VE WWY | | 1.6 2 1.7 | | V _{DDP} + 0.3 V _{DDP} + 0.3 V _{DDP} + 0.3 | V |
| V _{IL} ⁶ | Input Low Voltage 3.3 V Schmitt Trigger Inputs 3.3 V LVTTL/LVCMOS 2.5 V Mode | | | -0.3 -0.3 -0.3 | | 0.8 0.8 0.7 | V |
| R _{WEAKPULLUP} | Weak Pull-up Resistance (IOB33U) | $V_{IN} \ge 1.5 \text{ V}$ | | 7 | | 43 | kΩ |
| R _{WEAKPULLUP} | Weak Pull-up Resistance (IOB25U) | V _{IN} ≥ 1.5 V | | 7 | | 43 | kΩ |
| I _{IN} | Input Current | with pull up ($V_{IN} = GND$) | | -300 | | -40 | μΑ |
| | | without pull up ($V_{IN} = GND \text{ or } V_{DD}$) | | -10 | | 10 | μΑ |
| I _{DDQ} | Quiescent Supply Current | $V_{IN} = GND^3$ or V_{DD} | Std. | | 5.0 | 15 | mA |
| | (standby) Commercial | | -F ² | | 5.0 | 25 | mA |
| I _{DDQ} | Quiescent Supply Current (standby) Industrial | $V_{IN} = GND^3$ or V_{DD} | Std. | | 5.0 | 20 | mA |
| I _{DDQ} | Quiescent Supply Current (standby) Military | $V_{IN} = GND^3$ or V_{DD} | Std. | | 5.0 | 25 | mA |

Notes:

- 1. All process conditions. Commercial/Industrial: Junction Temperature: -40 to +110°C.
- 2. All –F parts are only available as commercial.
- 3. No pull-up resistor required.
- 4. This will not exceed 2 mA total per device.
- 5. During transitions, the input signal may overshoot to V_{DDP} +1.0 V for a limited time of no larger than 10% of the duty cycle.
- 6. During transitions, the input signal may undershoot to -1.0 V for a limited time of no larger than 10% of the duty cycle.

ProASICPLUS Flash Family FPGAs

Table 1-41 • Worst-Case Military Conditions V_{DDP} = 3.0V, V_{DD} = 2.3V, T_J = 125°C for Military/MIL-STD-883

| | | Max. t _{INYH} 1 | Max. t _{INYL} ² |
|------------|---|--------------------------|-------------------------------------|
| Macro Type | Description | Std. | Std. |
| GL33 | 3.3V, CMOS Input Levels ³ , No Pull-up Resistor | 1.1 | 1.1 |
| GL33S | 3.3V, CMOS Input Levels ³ , No Pull-up Resistor, Schmitt Trigger | 1.1 | 1.1 |
| PECL | PPECL Input Levels | 1.1 | 1.1 |

Notes:

- 1. $t_{INYH} = Input Pad-to-Y High$
- 2. $t_{INYL} = Input Pad-to-Y Low$
- 3. LVTTL delays are the same as CMOS delays.
- 4. For LP Macros, V_{DDP} =2.3V for delays.

Table 1-42 • Worst-Case Military Conditions

 V_{DDP} = 2.3V, V_{DD} = 2.3V, T_{J} = 125°C for Military/MIL-STD-883

| | | Max. t _{INYH} 1 | Max. t _{INYL} ² |
|------------|---|--------------------------|-------------------------------------|
| Macro Type | Description | Std. | Std. |
| GL25LP | 2.5V, CMOS Input Levels ³ , Low Power | 1.0 | 1.1 |
| GL25LPS | 2.5V, CMOS Input Levels ³ , Low Power, Schmitt Trigger | 1.4 | 1.0 |

Notes:

- 1. $t_{INYH} = Input Pad-to-Y High$
- 2. $t_{INYL} = Input Pad-to-Y Low$
- 3. LVTTL delays are the same as CMOS delays.
- 4. For LP Macros, V_{DDP}=2.3V for delays.

1-52 v5.8

Predicted Global Routing Delay

Table 1-43 • Worst-Case Commercial Conditions¹ V_{DDP} = 3.0 V, V_{DD} = 2.3 V, T_J = 70°C

| | | Ma | | |
|-------------------|--------------------------------|------|-----------------|-------|
| Parameter | Description | Std. | -F ² | Units |
| t _{RCKH} | Input Low to High ³ | 1.1 | 1.3 | ns |
| t _{RCKL} | Input High to Low ³ | 1.0 | 1.2 | ns |
| t _{RCKH} | Input Low to High ⁴ | 0.8 | 1.0 | ns |
| t _{RCKL} | Input High to Low ⁴ | 0.8 | 1.0 | ns |

Notes:

- 1. The timing delay difference between tile locations is less than 15ps.
- 2. All -F parts are only available as commercial.
- 3. Highly loaded row 50%.
- 4. Minimally loaded row.

Table 1-44 • Worst-Case Military Conditions V_{DDP} = 3.0V, V_{DD} = 2.3V, T_J = 125°C for Military/MIL-STD-883

| Parameter | Description | Max. | Units |
|-------------------|--|------|-------|
| t _{RCKH} | Input Low to High (high loaded row of 50%) | 1.1 | ns |
| t _{RCKL} | Input High to Low (high loaded row of 50%) | 1.0 | ns |
| t _{RCKH} | Input Low to High (minimally loaded row) | 0.8 | ns |
| t _{RCKL} | Input High to Low (minimally loaded row) | 0.8 | ns |

Note: * The timing delay difference between tile locations is less than 15 ps.

Global Routing Skew

Table 1-45 • Worst-Case Commercial Conditions V_{DDP} = 3.0 V, V_{DD} = 2.3 V, T_J = 70°C


| | | Max. | | |
|---------------------|--------------------------|------|-----|-------|
| Parameter | Description | Std. | -F* | Units |
| t _{RCKSWH} | Maximum Skew Low to High | 270 | 320 | ps |
| t _{RCKSHH} | Maximum Skew High to Low | 270 | 320 | ps |

Note: *All –F parts are only available as commercial.

Table 1-46 • Worst-Case Commercial Conditions V_{DDP} = 3.0V, V_{DD} = 2.3V, T_J = 125°C for Military/MIL-STD-883

| Parameter | Description | Max. | Units |
|---------------------|--------------------------|------|-------|
| t _{RCKSWH} | Maximum Skew Low to High | 270 | ps |
| t _{RCKSHH} | Maximum Skew High to Low | 270 | ps |

Synchronous SRAM Read, Pipeline Mode Outputs (Synchronous Pipelined)



Note: The plot shows the normal operation status.


Figure 1-32 • Synchronous SRAM Read, Pipeline Mode Outputs (Synchronous Pipelined)

Table 1-53 • $T_J = 0$ °C to 110°C; $V_{DD} = 2.3$ V to 2.7 V for Commercial/industrial $T_J = 0$ °C to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883

| Symbol t _{xxx} | Description | Min. | Max. | Units | Notes |
|-------------------------|-----------------------------|------|------|-------|-------|
| CCYC | Cycle time | 7.5 | | ns | |
| CMH | Clock high phase | 3.0 | | ns | |
| CML | Clock low phase | 3.0 | | ns | |
| OCA | New DO access from RCLKS ↑ | 2.0 | | ns | |
| ОСН | Old DO valid from RCLKS ↑ | | 0.75 | ns | |
| RACH | RADDR hold from RCLKS ↑ | 0.5 | | ns | |
| RACS | RADDR setup to RCLKS ↑ | 1.0 | | ns | |
| RDCH | RDB hold from RCLKS ↑ | 0.5 | | ns | |
| RDCS | RDB setup to RCLKS ↑ | 1.0 | | ns | |
| RPCA | New RPE access from RCLKS ↑ | 4.0 | | ns | |
| RPCH | Old RPE valid from RCLKS ↑ | | 1.0 | ns | |

Note: All –F speed grade devices are 20% slower than the standard numbers.

Synchronous SRAM Write



Note: The plot shows the normal operation status.

Figure 1-36 • Synchronous SRAM Write


Table 1-57 • $T_J = 0$ °C to 110°C; $V_{DD} = 2.3$ V to 2.7 V for Commercial/industrial $T_J = -55$ °C to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883

| Symbol t _{xxx} | Description | Min. | Max. | Units | Notes |
|-------------------------|-------------------------------|------|------|-------|----------------------|
| CCYC | Cycle time | 7.5 | | ns | |
| СМН | Clock high phase | 3.0 | | ns | |
| CML | Clock low phase | 3.0 | | ns | |
| DCH | DI hold from WCLKS↑ | 0.5 | | ns | |
| DCS | DI setup to WCLKS ↑ | 1.0 | | ns | |
| WACH | WADDR hold from WCLKS ↑ | 0.5 | | ns | |
| WDCS | WADDR setup to WCLKS ↑ | 1.0 | | ns | |
| WPCA | New WPE access from WCLKS ↑ | 3.0 | | ns | WPE is invalid while |
| WPCH | Old WPE valid from WCLKS ↑ | | 0.5 | ns | PARGEN is active |
| WRCH, WBCH | WRB & WBLKB hold from WCLKS ↑ | 0.5 | | ns | |
| WRCS, WBCS | WRB & WBLKB setup to WCLKS ↑ | 1.0 | | ns | |

Notes:

- 1. On simultaneous read and write accesses to the same location, DI is output to DO.
- 2. All –F speed grade devices are 20% slower than the standard numbers.

Synchronous Write and Asynchronous Read to the Same Location



Note: The plot shows the normal operation status.

Figure 1-40 • Synchronous Write and Asynchronous Read to the Same Location


Table 1-61 • $T_J = 0^{\circ}\text{C}$ to 110°C; $V_{DD} = 2.3 \text{ V}$ to 2.7 V for Commercial/industrial $T_J = -55^{\circ}\text{C}$ to 150°C, $V_{DD} = 2.3 \text{ V}$ to 2.7 V for Military/MIL-STD-883

| Symbol t _{xxx} | Description | Min. | Max. | Units | Notes |
|-------------------------|----------------------------|------|------|-------|-------|
| ORDA | New DO access from RB ↓ | 7.5 | | ns | |
| ORDH | Old DO valid from RB ↓ | | 3.0 | ns | |
| OWRA | New DO access from WCLKS ↓ | 3.0 | | ns | |
| OWRH | Old DO valid from WCLKS ↓ | | 0.5 | ns | |
| RAWCLKS | RB ↓ or RADDR from WCLKS ↑ | 5.0 | | ns | |
| RAWCLKH | RB ↑ or RADDR from WCLKS ↓ | 5.0 | | ns | |

Notes:

- 1. During an asynchronous read cycle, each write operation (synchronous or asynchronous) to the same location will automatically trigger a read operation which updates the read data.
- 2. Violation of RAWCLKS will disturb access to OLD data.
- 3. Violation of RAWCLKH will disturb access to NEWER data.
- 4. All –F speed grade devices are 20% slower than the standard numbers.

Asynchronous FIFO Write



Note: The plot shows the normal operation status.

Figure 1-44 • Asynchronous FIFO Write

Table 1-64 • $T_J = 0$ °C to 110°C; $V_{DD} = 2.3$ V to 2.7 V for Commercial/industrial $T_J = -55$ °C to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883

| Symbol t _{xxx} | Description | Min. | Max. | Units | Notes |
|-------------------------|---|------------------|------|-------|---|
| DWRH | DI hold from WB↑ | 1.5 | | ns | |
| DWRS | DI setup to WB↑ | 0.5 | | ns | PARGEN is inactive |
| DWRS | DI setup to WB ↑ | 2.5 | | ns | PARGEN is active |
| EWRH, FWRH, THWRH | Old EMPTY, FULL, EQTH, & GETH valid hold time after WB \uparrow | | 0.5 | ns | Empty/full/thresh are invalid from the end of hold until the new access is complete |
| EWRA | EMPTY ↓ access from WB ↑ | 3.0 ¹ | | ns | |
| FWRA | New FULL access from WB ↑ | 3.0 ¹ | | ns | |
| THWRA | EQTH or GETH access from WB ↑ | 4.5 | | ns | |
| WPDA | WPE access from DI | 3.0 | | ns | WPE is invalid while PARGEN is active |
| WPDH | WPE hold from DI | | 1.0 | ns | 1 |
| WRCYC | Cycle time | 7.5 | | ns | |
| WRRDS | RB ↑, clearing FULL, setup to | 3.0 ² | | ns | Enabling the write operation |
| | WB↓ | | 1.0 | | Inhibiting the write operation |
| WRH | WB high phase | 3.0 | | ns | Inactive |
| WRL | WB low phase | 3.0 | | ns | Active |

Notes:

- 1. At fast cycles, EWRA, FWRA = MAX (7.5 ns WRL), 3.0 ns.
- 2. At fast cycles, WRRDS (for enabling write) = MAX (7.5 ns RDL), 3.0 ns.
- 3. All –F speed grade devices are 20% slower than the standard numbers.
- 4. After FIFO reset, WRB needs an initial falling edge prior to any write actions.