



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 73728 |
| Number of I/O | 100 |
| Number of Gates | 300000 |
| Voltage - Supply | 2.3V ~ 2.7V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TC) |
| Package / Case | 144-LBGA |
| Supplier Device Package | 144-FPBGA (13x13) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/apa300-fg144m |

Ordering Information



ProASIC^{PLUS} Architecture

The proprietary ProASIC^{PLUS} architecture provides granularity comparable to gate arrays.

The ProASIC^{PLUS} device core consists of a Sea-of-Tiles (Figure 1-1). Each tile can be configured as a three-input logic function (e.g., NAND gate, D-Flip-Flop, etc.) by programming the appropriate Flash switch interconnections (Figure 1-2 and Figure 1-3 on page 1-3). Tiles and larger functions are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Flash switches are programmed to connect signal lines to

the appropriate logic cell inputs and outputs. Dedicated high-performance lines are connected as needed for fast, low-skew global signal distribution throughout the core. Maximum core utilization is possible for virtually any design.

ProASIC^{PLUS} devices also contain embedded, two-port SRAM blocks with built-in FIFO/RAM control logic. Programming options include synchronous or asynchronous operation, two-port RAM configurations, user defined depth and width, and parity generation or checking. Please see the "Embedded Memory Configurations" section on page 1-23 for more information.




Figure 1-1 • The ProASIC^{PLUS} Device Architecture





Figure 1-2 • Flash Switch

enable the user to define a wide range of frequency multipliers and divisors. The clock conditioning circuit can advance or delay the clock up to 8 ns (in increments of 0.25 ns) relative to the positive edge of the incoming reference clock. The system also allows for the selection of output frequency clock phases of 0° and 180°.

Prior to the application of signals to the rib drivers, they pass through programmable delay units, one per global network. These units permit the delaying of global

signals relative to other signals to assist in the control of input set-up times. Not all possible combinations of input and output modes can be used. The degrees of freedom available in the bidirectional global pad system and in the clock conditioning circuit have been restricted. This avoids unnecessary and unwieldy design kit and software work.



Notes:

1. FBDLY is a programmable delay line from 0 to 4 ns in 250 ps increments.
2. DLYA and DLYB are programmable delay lines, each with selectable values 0 ps, 250 ps, 500 ps, and 4 ns.
3. OBDIV will also divide the phase-shift since it takes place after the PLL Core.

Figure 1-14 • PLL Block – Top-Level View and Detailed PLL Block Diagram




Figure 1-16 • Using the PLL 33 MHz In, 133 MHz Out




Figure 1-17 • Using the PLL 40 MHz In, 50 MHz Out




Figure 1-18 • Using the PLL to Delay the Input Clock




Figure 1-19 • Using the PLL to Advance the Input Clock



®User Security

FlashLock Once programmed, block the entire programmed contents from being read externally. Please refer to Table 1-11 for details on the number of bits in the key for each device. If locked, the user can only reprogram the device employing the user-defined security key. This protects the device from being read back and duplicated. Since programmed data is stored in nonvolatile memory cells (actually very small capacitors) rather than in the wiring, physical deconstruction cannot be used to compromise data. This type of security breach is further discouraged by the placement of the memory cells beneath the four metal layers (whose removal cannot be accomplished without disturbing the charge in the capacitor). This is the highest security provided in the industry. For more information, refer to Actel's *Design Security in Nonvolatile Flash and Antifuse FPGAs* white paper.

Table 1-11 • Flashlock Key Size by Device

| Device | Key Size |
|---------|----------|
| APA075 | 79 bits |
| APA150 | 79 bits |
| APA300 | 79 bits |
| APA450 | 119 bits |
| APA600 | 167 bits |
| APA750 | 191 bits |
| APA1000 | 263 bits |

Embedded Memory Floorplan

The embedded memory is located across the top and bottom of the device in 256x9 blocks (Figure 1-1 on page 1-2). Depending on the device, up to 88 blocks are available to support a variety of memory configurations. Each block can be programmed as an independent memory array or combined (using dedicated memory routing resources) to form larger, more complex memory configurations. A single memory configuration could include blocks from both the top and bottom memory locations.

Table 1-12 • ProASIC^{PLUS} Memory Configurations by Device

| Device | Bottom | Top | Maximum Width | | Maximum Depth | |
|--------|--------|-----|---------------|-----|---------------|---|
| | | | D | W | D | W |
| APA075 | 0 | 12 | 256 | 108 | 1,536 | 9 |
| APA150 | 0 | 16 | 256 | 144 | 2,048 | 9 |
| APA300 | 16 | 16 | 256 | 144 | 2,048 | 9 |
| APA450 | 24 | 24 | 256 | 216 | 3,072 | 9 |
| APA600 | 28 | 28 | 256 | 252 | 3,584 | 9 |

Embedded Memory Configurations

The embedded memory in the ProASIC^{PLUS} family provides great configuration flexibility (Table 1-12). Each ProASIC^{PLUS} block is designed and optimized as a two-port memory (one read, one write). This provides 198 kbits of two-port and/or single port memory in the APA1000 device.

Each memory block can be configured as FIFO or SRAM, with independent selection of synchronous or asynchronous read and write ports (Table 1-13). Additional characteristics include programmable flags as well as parity checking and generation. Figure 1-21 on page 1-25 and Figure 1-22 on page 1-26 show the block diagrams of the basic SRAM and FIFO blocks. Table 1-14 on page 1-25 and Table 1-15 on page 1-26 describe memory block SRAM and FIFO interface signals, respectively. A single memory block is designed to operate at up to 150 MHz (standard speed grade typical conditions). Each block is comprised of 256 9-bit words (one read port, one write port). The memory blocks may be cascaded in width and/or depth to create the desired memory organization. (Figure 1-23 on page 1-27). This provides optimal bit widths of 9 (one block), 18, 36, and 72, and optimal depths of 256, 512, 768, and 1,024. Refer to Actel's *SmartGen User's Guide* for more information.

Figure 1-24 on page 1-27 gives an example of optimal memory usage. Ten blocks with 23,040 bits have been used to generate three arrays of various widths and depths. Figure 1-25 on page 1-27 shows how RAM blocks can be used in parallel to create extra read ports. In this example, using only 10 of the 88 available blocks of the APA1000 yields an effective 6,912 bits of multiple port RAM. The Actel SmartGen software facilitates building wider and deeper memory configurations for optimal memory usage.

Package Thermal Characteristics

The ProASIC^{PLUS} family is available in several package types with a range of pin counts. Actel has selected packages based on high pin count, reliability factors, and superior thermal characteristics.

Thermal resistance defines the ability of a package to conduct heat away from the silicon, through the package to the surrounding air. Junction-to-ambient thermal resistance is measured in degrees Celsius/Watt and is represented as Theta ja (Θ_{ja}). The lower the thermal resistance, the more efficiently a package will dissipate heat.

A package's maximum allowed power (P) is a function of maximum junction temperature (T_J), maximum ambient operating temperature (T_A), and junction-to-ambient thermal resistance Θ_{ja} . Maximum junction temperature is

the maximum allowable temperature on the active surface of the IC and is 110° C. P is defined as:

$$P = \frac{T_J - T_A}{\Theta_{ja}}$$

EQ 1-4

Θ_{ja} is a function of the rate (in linear feet per minute (lfpm)) of airflow in contact with the package. When the estimated power consumption exceeds the maximum allowed power, other means of cooling, such as increasing the airflow rate, must be used. The maximum power dissipation allowed for a Military temperature device is specified as a function of Θ_{jc} . The absolute maximum junction temperature is 150°C.

The calculation of the absolute maximum power dissipation allowed for a Military temperature application is illustrated in the following example for a 456-pin PBGA package:

$$\text{Maximum Power Allowed} = \frac{\text{Max. junction temp. (°C)} - \text{Max. case temp. (°C)}}{\Theta_{jc} (\text{°C/W})} = \frac{150^\circ\text{C} - 125^\circ\text{C}}{3.0^\circ\text{C/W}} = 8.333\text{W}$$

EQ 1-5

Table 1-16 • Package Thermal Characteristics

| Plastic Packages | Pin Count | Θ_{jc} | Θ_{ja} | | | Units |
|--|-----------|---------------|---------------|-------------------------|-------------------------|-------|
| | | | Still Air | 1.0 m/s 200 ft./min. | 2.5 m/s 500 ft./min. | |
| Thin Quad Flat Pack (TQFP) | 100 | 14.0 | 33.5 | 27.4 | 25.0 | °C/W |
| Thin Quad Flat Pack (TQFP) | 144 | 11.0 | 33.5 | 28.0 | 25.7 | °C/W |
| Plastic Quad Flat Pack (PQFP) ¹ | 208 | 8.0 | 26.1 | 22.5 | 20.8 | °C/W |
| PQFP with Heat spreader ² | 208 | 3.8 | 16.2 | 13.3 | 11.9 | °C/W |
| Plastic Ball Grid Array (PBGA) | 456 | 3.0 | 15.6 | 12.5 | 11.6 | °C/W |
| Fine Pitch Ball Grid Array (FBGA) | 144 | 3.8 | 26.9 | 22.9 | 21.5 | °C/W |
| Fine Pitch Ball Grid Array (FBGA) | 256 | 3.8 | 26.6 | 22.8 | 21.5 | °C/W |
| Fine Pitch Ball Grid Array (FBGA) ³ | 484 | 3.2 | 18.0 | 14.7 | 13.6 | °C/W |
| Fine Pitch Ball Grid Array (FBGA) ⁴ | 484 | 3.2 | 20.5 | 17.0 | 15.9 | °C/W |
| Fine Pitch Ball Grid Array (FBGA) | 676 | 3.2 | 16.4 | 13.0 | 12.0 | °C/W |
| Fine Pitch Ball Grid Array (FBGA) | 896 | 2.4 | 13.6 | 10.4 | 9.4 | °C/W |
| Fine Pitch Ball Grid Array (FBGA) | 1152 | 1.8 | 12.0 | 8.9 | 7.9 | °C/W |
| Ceramic Quad Flat Pack (CQFP) | 208 | 2.0 | 22.0 | 19.8 | 18.0 | °C/W |
| Ceramic Quad Flat Pack (CQFP) | 352 | 2.0 | 17.9 | 16.1 | 14.7 | °C/W |
| Ceramic Column Grid Array (CCGA/LGA) | 624 | 6.5 | 8.9 | 8.5 | 8.0 | °C/W |

Notes:

- Valid for the following devices irrespective of temperature grade: APA075, APA150, and APA300
- Valid for the following devices irrespective of temperature grade: APA450, APA600, APA750, and APA1000
- Depopulated Array
- Full array

Table 1-19 • Military Temperature Grade Product Performance Retention

| Minimum Time at T _J 110°C or below | Minimum Time at T _J 125°C or below | Minimum Time at T _J 135°C or below | Minimum Time at T _J 150°C or below | Minimum Performance Retention (Years) |
|--|--|--|--|---|
| 100% | | | | 20.0 |
| 90% | 10% | | | 18.2 |
| 75% | 25% | | | 16 |
| 90% | | 10% | | 15.4 |
| 50% | 50% | | | 13.3 |
| 90% | | | 10% | 11.8 |
| 75% | | 25% | | 11.4 |
| | 100% | | | 10 |
| | 90% | 10% | | 9.1 |
| 50% | | 50% | | 8 |
| | 75% | 25% | | 8 |
| | 90% | | 10% | 7.7 |
| 75% | | | 25% | 7.3 |
| | 50% | 50% | | 6.7 |
| | 75% | | 25% | 5.7 |
| | | 100% | | 5 |
| | | 90% | 10% | 4.5 |
| 50% | | | 50% | 4.4 |
| | 50% | | 50% | 4 |
| | | 75% | 25% | 4 |
| | | 50% | 50% | 3.3 |
| | | | 100% | 2.5 |

Table 1-22 • DC Electrical Specifications ($V_{DDP} = 2.5 \text{ V} \pm 0.2\text{V}$)

| Symbol | Parameter | Conditions | | Commercial/Industrial/ Military/MIL-STD-883 ^{1, 2} | | | Units |
|------------------------------|--|---|--------------------|--|------------------------|------|-------|
| | | | | Min. | Typ. | Max. | |
| V _{OH} | Output High Voltage High Drive (OB25LPH) | I _{OH} = –6 mA | 2.1 | | | V | |
| | | I _{OH} = –12 mA | 2.0 | | | | |
| | | I _{OH} = –24 mA | 1.7 | | | | |
| | Low Drive (OB25LPL) | I _{OH} = –3 mA | 2.1 | | | | |
| | | I _{OH} = –6 mA | 1.9 | | | | |
| | | I _{OH} = –8 mA | 1.7 | | | | |
| V _{OL} | Output Low Voltage High Drive (OB25LPH) | I _{OL} = 8 mA | | | 0.2 | V | |
| | | I _{OL} = 15 mA | | | 0.4 | | |
| | | I _{OL} = 24 mA | | | 0.7 | | |
| | Low Drive (OB25LPL) | I _{OL} = 4 mA | | | 0.2 | | |
| | | I _{OL} = 8 mA | | | 0.4 | | |
| | | I _{OL} = 15 mA | | | 0.7 | | |
| V _{IH} ⁶ | Input High Voltage | | 1.7 | | V _{DDP} + 0.3 | V | |
| V _{IL} ⁷ | Input Low Voltage | | –0.3 | | 0.7 | V | |
| R _{WEAKPULLUP} | Weak Pull-up Resistance (OTB25LPU) | V _{IN} ≥ 1.25 V | | 6 | | 56 | kΩ |
| HYST | Input Hysteresis Schmitt | See Table 1-4 on page 1-9 | | 0.3 | 0.35 | 0.45 | V |
| I _{IN} | Input Current | with pull up (V _{IN} = GND) | | –240 | | – 20 | μA |
| | | without pull up (V _{IN} = GND or V _{DD}) | | –10 | | 10 | μA |
| I _{DDQ} | Quiescent Supply Current (standby) Commercial | V _{IN} = GND ⁴ or V _{DD} | Std. | | 5.0 | 15 | mA |
| | | | –F ³ | | 5.0 | 25 | mA |
| I _{DDQ} | Quiescent Supply Current (standby) Industrial | V _{IN} = GND ⁴ or V _{DD} | Std. | | 5.0 | 20 | mA |
| I _{DDQ} | Quiescent Supply Current (standby) Military/MIL-STD-883 | V _{IN} = GND ⁴ or V _{DD} | Std. | | 5.0 | 25 | mA |
| I _{OZ} | Tristate Output Leakage Current | V _{OH} = GND or V _{DD} | Std. | –10 | | 10 | μA |
| | | | –F ^{3, 5} | –10 | | 100 | μA |

Notes:

1. All process conditions. Commercial/Industrial: Junction Temperature: -40 to $+110^\circ\text{C}$.
2. All process conditions. Military: Junction Temperature: -55 to $+150^\circ\text{C}$.
3. All -F parts are available only as commercial.
4. No pull-up resistor.
5. This will not exceed 2 mA total per device.
6. During transitions, the input signal may overshoot to $V_{DDP} + 1.0\text{V}$ for a limited time of no larger than 10% of the duty cycle.
7. During transitions, the input signal may undershoot to -1.0V for a limited time of no larger than 10% of the duty cycle.

Table 1-22 • DC Electrical Specifications ($V_{DDP} = 2.5\text{ V} \pm 0.2\text{V}$) (Continued)

| Symbol | Parameter | Conditions | Commercial/Industrial/ Military/MIL-STD-883 ^{1, 2} | | | Units |
|-----------|--|--|--|------|-----------|-------|
| | | | Min. | Typ. | Max. | |
| I_{OSH} | Output Short Circuit Current High High Drive (OB25LPH) Low Drive (OB25LPL) | $V_{IN} = V_{SS}$ $V_{IN} = V_{SS}$ | -120 -100 | | | mA |
| I_{OSL} | Output Short Circuit Current Low High Drive (OB25LPH) Low Drive (OB25LPL) | $V_{IN} = V_{DDP}$ $V_{IN} = V_{DDP}$ | | | 100 30 | mA |
| $C_{I/O}$ | I/O Pad Capacitance | | | | 10 | pF |
| C_{CLK} | Clock Input Pad Capacitance | | | | 10 | pF |

Notes:

1. All process conditions. Commercial/Industrial: Junction Temperature: -40 to $+110^{\circ}\text{C}$.
2. All process conditions. Military: Junction Temperature: -55 to $+150^{\circ}\text{C}$.
3. All -F parts are available only as commercial.
4. No pull-up resistor.
5. This will not exceed 2 mA total per device.
6. During transitions, the input signal may overshoot to $V_{DDP} + 1.0\text{V}$ for a limited time of no larger than 10% of the duty cycle.
7. During transitions, the input signal may undershoot to -1.0V for a limited time of no larger than 10% of the duty cycle.

Table 1-33 • Worst-Case Military Conditions
 $V_{DDP} = 3.0V$, $V_{DD} = 2.3V$, 35 pF load, $T_J = 125^{\circ}C$ for Military/MIL-STD-883

| Macro Type | Description | Max. t_{DLH}^1 | Max. t_{DHL}^2 | Units |
|------------|--|---------------------|---------------------|-------|
| | | Std. | Std. | |
| OB33PH | 3.3V, PCI Output Current, High Slew Rate | 2.1 | 2.3 | ns |
| OB33PN | 3.3V, High Output Current, Nominal Slew Rate | 2.5 | 3.2 | ns |
| OB33PL | 3.3V, High Output Current, Low Slew Rate | 2.7 | 3.5 | ns |
| OB33LH | 3.3V, Low Output Current, High Slew Rate | 2.7 | 4.3 | ns |
| OB33LN | 3.3V, Low Output Current, Nominal Slew Rate | 3.3 | 4.7 | ns |
| OB33LL | 3.3V, Low Output Current, Low Slew Rate | 3.3 | 6.1 | ns |

Notes:

1. t_{DLH} = Data-to-Pad High
2. t_{DHL} = Data-to-Pad Low

Table 1-34 • Worst-Case Military Conditions
 $V_{DDP} = 2.3V$, $V_{DD} = 2.3V$, 35 pF load, $T_J = 125^{\circ}C$ for Military/MIL-STD-883

| Macro Type | Description | Max. t_{DLH}^1 | Max. t_{DHL}^2 | Units |
|------------|--|---------------------|---------------------|-------|
| | | Std. | Std. | |
| OB25LPHH | 2.5V, Low Power, High Output Current, High Slew Rate ³ | 2.3 | 2.4 | ns |
| OB25LPHN | 2.5V, Low Power, High Output Current, Nominal Slew Rate ³ | 2.7 | 3.3 | ns |
| OB25LPHL | 2.5V, Low Power, High Output Current, Low Slew Rate ³ | 3.2 | 3.5 | ns |
| OB25LPLH | 2.5V, Low Power, Low Output Current, High Slew Rate ³ | 3.0 | 5.0 | ns |
| OB25LPLN | 2.5V, Low Power, Low Output Current, Nominal Slew Rate ³ | 3.9 | 4.6 | ns |
| OB25LPLL | 2.5V, Low Power, Low Output Current, Low Slew Rate ³ | 4.3 | 5.7 | ns |

Notes:

1. t_{DLH} = Data-to-Pad High
2. t_{DHL} = Data-to-Pad Low
3. Low power I/O work with $V_{DDP}=2.5V \pm 10\%$ only. $V_{DDP}=2.3V$ for delays.

Input Buffer Delays




Figure 1-28 • Input Buffer Delays

Table 1-35 • Worst-Case Commercial Conditions

$V_{DDP} = 3.0\text{ V}$, $V_{DD} = 2.3\text{ V}$, $T_J = 70^\circ\text{C}$

| Macro Type | Description | Max. $t_{IN YH}^1$ | | Max. $t_{IN YL}^2$ | | Units |
|------------|--|--------------------|-----|--------------------|-----|-------|
| | | Std. | –F | Std. | –F | |
| IB33 | 3.3 V, CMOS Input Levels ³ , No Pull-up Resistor | 0.4 | 0.5 | 0.6 | 0.7 | ns |
| IB33S | 3.3 V, CMOS Input Levels ³ , No Pull-up Resistor, Schmitt Trigger | 0.6 | 0.7 | 0.8 | 0.9 | ns |

Notes:

1. $t_{IN YH}$ = Input Pad-to-Y High
2. $t_{IN YL}$ = Input Pad-to-Y Low
3. LVTTTL delays are the same as CMOS delays.
4. For LP Macros, $V_{DDP}=2.3\text{ V}$ for delays.
5. All –F parts are only available as commercial.

Table 1-36 • Worst-Case Commercial Conditions

$V_{DDP} = 2.3\text{ V}$, $V_{DD} = 2.3\text{ V}$, $T_J = 70^\circ\text{C}$

| Macro Type | Description | Max. $t_{IN YH}^1$ | | Max. $t_{IN YL}^2$ | | Units |
|------------|--|--------------------|-----|--------------------|-----|-------|
| | | Std. | –F | Std. | –F | |
| IB25LP | 2.5 V, CMOS Input Levels ³ , Low Power | 0.9 | 1.1 | 0.6 | 0.8 | ns |
| IB25LPS | 2.5 V, CMOS Input Levels ³ , Low Power, Schmitt Trigger | 0.7 | 0.9 | 0.9 | 1.1 | ns |

Notes:

1. $t_{IN YH}$ = Input Pad-to-Y High
2. $t_{IN YL}$ = Input Pad-to-Y Low
3. LVTTTL delays are the same as CMOS delays.
4. For LP Macros, $V_{DDP}=2.3\text{ V}$ for delays.
5. All –F parts are only available as commercial.

Embedded Memory Specifications

This section discusses ProASIC^{PLUS} SRAM/FIFO embedded memory and its interface signals, including timing diagrams that show the relationships of signals as they pertain to single embedded memory blocks (Table 1-51). Table 1-13 on page 1-24 shows basic SRAM and FIFO configurations. Simultaneous read and write to the same location must be done with care. On such accesses the DI bus is output to the DO bus. Refer to the *ProASIC^{PLUS} RAM and FIFO Blocks* application note for more information.

Enclosed Timing Diagrams—SRAM Mode:

- "Synchronous SRAM Read, Access Timed Output Strobe (Synchronous Transparent)" section on page 1-58
- "Synchronous SRAM Read, Pipeline Mode Outputs (Synchronous Pipelined)" section on page 1-59
- "Asynchronous SRAM Write" section on page 1-60
- "Asynchronous SRAM Read, Address Controlled, RDB=0" section on page 1-61

- "Asynchronous SRAM Read, RDB Controlled" section on page 1-62
- "Synchronous SRAM Write"
- Embedded Memory Specifications


The difference between synchronous transparent and pipeline modes is the timing of all the output signals from the memory. In transparent mode, the outputs will change within the same clock cycle to reflect the data requested by the currently valid access to the memory. If clock cycles are short (high clock speed), the data requires most of the clock cycle to change to valid values (stable signals). Processing of this data in the same clock cycle is nearly impossible. Most designers add registers at all outputs of the memory to push the data processing into the next clock cycle. An entire clock cycle can then be used to process the data. To simplify use of this memory setup, suitable registers have been implemented as part of the memory primitive and are available to the user in the synchronous pipeline mode. In this mode, the output signals will change shortly after the second rising edge, following the initiation of the read access.

Table 1-51 • Memory Block SRAM Interface Signals

| SRAM Signal | Bits | In/Out | Description |
|-------------|------|--------|---|
| WCLKS | 1 | In | Write clock used on synchronization on write side |
| RCLKS | 1 | In | Read clock used on synchronization on read side |
| RADDR<0:7> | 8 | In | Read address |
| RBLKB | 1 | In | True read block select (active Low) |
| RDB | 1 | In | True read pulse (active Low) |
| WADDR<0:7> | 8 | In | Write address |
| WBLKB | 1 | In | Write block select (active Low) |
| DI<0:8> | 9 | In | Input data bits <0:8>, <8> can be used for parity In |
| WRB | 1 | In | Negative true write pulse |
| DO<0:8> | 9 | Out | Output data bits <0:8>, <8> can be used for parity Out |
| RPE | 1 | Out | Read parity error (active High) |
| WPE | 1 | Out | Write parity error (active High) |
| PARODD | 1 | In | Selects Odd parity generation/detect when high, Even when low |

Note: Not all signals shown are used in all modes.

Synchronous SRAM Read, Pipeline Mode Outputs (Synchronous Pipelined)



Note: The plot shows the normal operation status.


Figure 1-32 • Synchronous SRAM Read, Pipeline Mode Outputs (Synchronous Pipelined)

Table 1-53 • $T_J = 0^\circ\text{C}$ to 110°C ; $V_{DD} = 2.3\text{ V}$ to 2.7 V for Commercial/industrial
 $T_J = 0^\circ\text{C}$ to 150°C , $V_{DD} = 2.3\text{ V}$ to 2.7 V for Military/MIL-STD-883

| Symbol t_{xxx} | Description | Min. | Max. | Units | Notes |
|------------------|--------------------------------------|------|------|-------|-------|
| CCYC | Cycle time | 7.5 | | ns | |
| CMH | Clock high phase | 3.0 | | ns | |
| CML | Clock low phase | 3.0 | | ns | |
| OCA | New DO access from RCLKS \uparrow | 2.0 | | ns | |
| OCH | Old DO valid from RCLKS \uparrow | | 0.75 | ns | |
| RACH | RADDR hold from RCLKS \uparrow | 0.5 | | ns | |
| RACS | RADDR setup to RCLKS \uparrow | 1.0 | | ns | |
| RDCH | RDB hold from RCLKS \uparrow | 0.5 | | ns | |
| RDCS | RDB setup to RCLKS \uparrow | 1.0 | | ns | |
| RPCA | New RPE access from RCLKS \uparrow | 4.0 | | ns | |
| RPCH | Old RPE valid from RCLKS \uparrow | | 1.0 | ns | |

Note: All -F speed grade devices are 20% slower than the standard numbers.

Asynchronous SRAM Write



Note: The plot shows the normal operation status.


Figure 1-33 • Asynchronous SRAM Write

Table 1-54 • $T_J = 0^\circ\text{C}$ to 110°C ; $V_{DD} = 2.3\text{ V}$ to 2.7 V for Commercial/industrial
 $T_J = -55^\circ\text{C}$ to 150°C , $V_{DD} = 2.3\text{ V}$ to 2.7 V for Military/MIL-STD-883B

| Symbol t_{xxx} | Description | Min. | Max. | Units | Notes |
|------------------|----------------------|------|------|-------|---|
| AWRH | WADDR hold from WB ↑ | 1.0 | | ns | |
| AWRS | WADDR setup to WB ↓ | 0.5 | | ns | |
| DWRH | DI hold from WB ↑ | 1.5 | | ns | |
| DWRS | DI setup to WB ↑ | 0.5 | | ns | PARGEN is inactive. |
| DWRS | DI setup to WB ↑ | 2.5 | | ns | PARGEN is active. |
| WPDA | WPE access from DI | 3.0 | | ns | WPE is invalid, while PARGEN is active. |
| WPDH | WPE hold from DI | | 1.0 | ns | |
| WRCYC | Cycle time | 7.5 | | ns | |
| WRMH | WB high phase | 3.0 | | ns | Inactive |
| WRML | WB low phase | 3.0 | | ns | Active |

Note: All -F speed grade devices are 20% slower than the standard numbers.

Asynchronous SRAM Read, Address Controlled, RDB=0



Note: The plot shows the normal operation status.


Figure 1-34 • Asynchronous SRAM Read, Address Controlled, RDB=0

Table 1-55 • $T_J = 0^\circ\text{C}$ to 110°C ; $V_{DD} = 2.3\text{ V}$ to 2.7 V for Commercial/industrial
 $T_J = -55^\circ\text{C}$ to 150°C , $V_{DD} = 2.3\text{ V}$ to 2.7 V for Military/MIL-STD-883B

| Symbol t_{xxx} | Description | Min. | Max. | Units | Notes |
|------------------|----------------------------------|------|------|-------|-------|
| ACYC | Read cycle time | 7.5 | | ns | |
| OAA | New DO access from RADDR stable | 7.5 | | ns | |
| OAH | Old DO hold from RADDR stable | | 3.0 | ns | |
| RPAA | New RPE access from RADDR stable | 10.0 | | ns | |
| RPAH | Old RPE hold from RADDR stable | | 3.0 | ns | |

Note: All -F speed grade devices are 20% slower than the standard numbers.

Asynchronous Write and Read to the Same Location



Note: The plot shows the normal operation status.

Figure 1-39 • Asynchronous Write and Read to the Same Location


Table 1-60 • $T_J = 0^\circ\text{C}$ to 110°C ; $V_{DD} = 2.3\text{ V}$ to 2.7 V for Commercial/industrial
 $T_J = -55^\circ\text{C}$ to 150°C , $V_{DD} = 2.3\text{ V}$ to 2.7 V for Military/MIL-STD-883

| Symbol t_{xxx} | Description | Min. | Max. | Units | Notes |
|------------------|-------------------------|------|------|-------|-------|
| ORDA | New DO access from RB ↓ | 7.5 | | ns | |
| ORDH | Old DO valid from RB ↓ | | 3.0 | ns | |
| OWRA | New DO access from WB ↑ | 3.0 | | ns | |
| OWRH | Old DO valid from WB ↑ | | 0.5 | ns | |
| RAWRS | RB ↓ or RADDR from WB ↓ | 5.0 | | ns | |
| RAWRH | RB ↑ or RADDR from WB ↑ | 5.0 | | ns | |

Notes:

1. During an asynchronous read cycle, each write operation (synchronous or asynchronous) to the same location will automatically trigger a read operation which updates the read data. Refer to the ProASIC^{PLUS} RAM and FIFO Blocks application note for more information.
2. Violation of RAWRS will disturb access to the OLD data.
3. Violation of RAWRH will disturb access to the NEWER data.
4. All -F speed grade devices are 20% slower than the standard numbers.

Synchronous FIFO Read, Access Timed Output Strobe (Synchronous Transparent)



Note: The plot shows the normal operation status.

Figure 1-45 • Synchronous FIFO Read, Access Timed Output Strobe (Synchronous Transparent)

Table 1-65 • $T_J = 0^\circ\text{C}$ to 110°C ; $V_{DD} = 2.3\text{ V}$ to 2.7 V for Commercial/industrial
 $T_J = -55^\circ\text{C}$ to 150°C , $V_{DD} = 2.3\text{ V}$ to 2.7 V for Military/MIL-STD-883

| Symbol t_{xxx} | Description | Min. | Max. | Units | Notes |
|-------------------|--|------------------|------|-------|---|
| CCYC | Cycle time | 7.5 | | ns | |
| CMH | Clock high phase | 3.0 | | ns | |
| CML | Clock low phase | 3.0 | | ns | |
| ECBA | New EMPTY access from RCLKS ↓ | 3.0 ¹ | | ns | |
| FCBA | FULL ↓ access from RCLKS ↓ | 3.0 ¹ | | ns | |
| ECBH, FCBH, THCBH | Old EMPTY, FULL, EQTH, & GETH valid hold time from RCLKS ↓ | | 1.0 | ns | Empty/full/thresh are invalid from the end of hold until the new access is complete |
| OCA | New DO access from RCLKS ↑ | 7.5 | | ns | |
| OCH | Old DO valid from RCLKS ↑ | | 3.0 | ns | |
| RDCH | RDB hold from RCLKS ↑ | 0.5 | | ns | |
| RDCS | RDB setup to RCLKS ↑ | 1.0 | | ns | |
| RPCA | New RPE access from RCLKS ↑ | 9.5 | | ns | |
| RPCH | Old RPE valid from RCLKS ↑ | | 3.0 | ns | |
| HCBA | EQTH or GETH access from RCLKS ↓ | 4.5 | | ns | |

Notes:

- At fast cycles, ECBA and FCBA = MAX (7.5 ns – CMH), 3.0 ns.
- All –F speed grade devices are 20% slower than the standard numbers.

Pin Description

User Pins

I/O User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with standard LVTTTL and LVCMOS specifications. Unused I/O pins are configured as inputs with pull-up resistors.

NC No Connect

To maintain compatibility with other Actel ProASIC^{PLUS} products, it is recommended that this pin not be connected to the circuitry on the board.

GL Global Pin

Low skew input pin for clock or other global signals. This pin can be configured with an internal pull-up resistor. When it is not connected to the global network or the clock conditioning circuit, it can be configured and used as a normal I/O.

GLMX Global Multiplexing Pin

Low skew input pin for clock or other global signals. This pin can be used in one of two special ways (refer to Actel's *Using ProASIC^{PLUS} Clock Conditioning Circuits*).

When the external feedback option is selected for the PLL block, this pin is routed as the external feedback source to the clock conditioning circuit.

In applications where two different signals access the same global net at different times through the use of GLMXx and GLMXLx macros, this pin will be fixed as one of the source pins.

This pin can be configured with an internal pull-up resistor. When it is not connected to the global network or the clock conditioning circuit, it can be configured and used as any normal I/O. If not used, the GLMXx pin will be configured as an input with pull-up.

Dedicated Pins

GND Ground

Common ground supply voltage.

V_{DD} Logic Array Power Supply Pin

2.5 V supply voltage.

V_{DDP} I/O Pad Power Supply Pin

2.5 V or 3.3 V supply voltage.

TMS Test Mode Select

The TMS pin controls the use of boundary-scan circuitry. This pin has an internal pull-up resistor.

TCK Test Clock

Clock input pin for boundary scan (maximum 10 MHz). Actel recommends adding a nominal 20 kΩ pull-up resistor to this pin.

TDI Test Data In

Serial input for boundary scan. A dedicated pull-up resistor is included to pull this pin high when not being driven.

TDO Test Data Out

Serial output for boundary scan. Actel recommends adding a nominal 20kΩ pull-up resistor to this pin.

TRST Test Reset Input

Asynchronous, active-low input pin for resetting boundary-scan circuitry. This pin has an internal pull-up resistor. For more information, please refer to *Power-up Behavior of ProASIC^{PLUS} Devices* application note.

Special Function Pins

RCK Running Clock

A free running clock is needed during programming if the programmer cannot guarantee that TCK will be uninterrupted. If not used, this pin has an internal pull-up and can be left floating.

NPECL User Negative Input

Provides high speed clock or data signals to the PLL block. If unused, leave the pin unconnected.

PPECL User Positive Input

Provides high speed clock or data signals to the PLL block. If unused, leave the pin unconnected.

AVDD PLL Power Supply

Analog V_{DD} should be V_{DD} (core voltage) 2.5 V (nominal) and be decoupled from GND with suitable decoupling capacitors to reduce noise. For more information, refer to Actel's *Using ProASIC^{PLUS} Clock Conditioning Circuits* application note. If the clock conditioning circuitry is not used in a design, AVDD can either be left floating or tied to 2.5 V.

AGND PLL Power Ground

The analog ground can be connected to the system ground. For more information, refer to Actel's *Using ProASIC^{PLUS} Clock Conditioning Circuits* application note. If the PLLs or clock conditioning circuitry are not used in a design, AGND should be tied to GND.