

Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |                                                                          |
|--------------------------------|--------------------------------------------------------------------------|
| Product Status                 | Active                                                                   |
| Number of LABs/CLBs            | -                                                                        |
| Number of Logic Elements/Cells | -                                                                        |
| Total RAM Bits                 | 129024                                                                   |
| Number of I/O                  | 356                                                                      |
| Number of Gates                | 600000                                                                   |
| Voltage - Supply               | 2.3V ~ 2.7V                                                              |
| Mounting Type                  | Surface Mount                                                            |
| Operating Temperature          | -55°C ~ 125°C (TC)                                                       |
| Package / Case                 | 456-BBGA                                                                 |
| Supplier Device Package        | 456-PBGA (35x35)                                                         |
| Purchase URL                   | https://www.e-xfl.com/product-detail/microchip-technology/apa600-bgg456m |
|                                |                                                                          |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Device Resources**

|         | User I/Os <sup>2</sup> |                 |                  |                  |                  |                     |                  |                 |                     |                  |                 |                 |                         |
|---------|------------------------|-----------------|------------------|------------------|------------------|---------------------|------------------|-----------------|---------------------|------------------|-----------------|-----------------|-------------------------|
|         | Commercial/Industrial  |                 |                  |                  |                  |                     |                  | Milita          | ry/MIL-S1           | D-883B           |                 |                 |                         |
| Device  | TQFP<br>100-Pin        | TQFP<br>144-Pin | PQFP<br>208-Pin  | PBGA<br>456-Pin  | FBGA<br>144-Pin  | FBGA<br>256-Pin     | FBGA<br>484-Pin  | FBGA<br>676-Pin | FBGA<br>896-Pin     | FBGA<br>1152-Pin | CQFP<br>208-Pin | CQFP<br>352-Pin | CCGA/<br>LGA<br>624-Pin |
| APA075  | 66                     | 107             | 158              |                  | 100              |                     |                  |                 |                     |                  |                 |                 |                         |
| APA150  | 66                     |                 | 158              | 242              | 100              | 186 <sup>3</sup>    |                  |                 |                     |                  |                 |                 |                         |
| APA300  |                        |                 | 158 <sup>4</sup> | 290 <sup>4</sup> | 100 <sup>4</sup> | 186 <sup>3, 4</sup> |                  |                 |                     |                  | 158             | 248             |                         |
| APA450  |                        |                 | 158              | 344              | 100              | 186 <sup>3</sup>    | 344 <sup>3</sup> |                 |                     |                  |                 |                 |                         |
| APA600  |                        |                 | 158 <sup>4</sup> | 356 <sup>4</sup> |                  | 186 <sup>3, 4</sup> | 370 <sup>3</sup> | 454             |                     |                  | 158             | 248             | 440                     |
| APA750  |                        |                 | 158              | 356              |                  |                     |                  | 454             | 562 <sup>5</sup>    |                  |                 |                 |                         |
| APA1000 |                        |                 | 158 <sup>4</sup> | 356 <sup>4</sup> |                  |                     |                  |                 | 642 <sup>4, 5</sup> | 712 <sup>5</sup> | 158             | 248             | 440                     |

Notes:

1. Package Definitions: TQFP = Thin Quad Flat Pack, PQFP = Plastic Quad Flat Pack, PBGA = Plastic Ball Grid Array, FBGA = Fine Pitch Ball Grid Array, CQFP = Ceramic Quad Flat Pack, CCGA = Ceramic Column Grid Array, LGA = Land Grid Array

2. Each pair of PECL I/Os is counted as one user I/O.

3. FG256 and FG484 are footprint-compatible packages.

4. Military Temperature Plastic Package Offering

5. FG896 and FG1152 are footprint-compatible packages.

# **General Guideline**

Maximum performance numbers in this datasheet are based on characterized data. Actel does not guarantee performance beyond the limits specified within the datasheet.




Figure 1-3 • Core Logic Tile

### Live at Power-Up

The Actel Flash-based ProASICPLUS devices support Level 0 of the live at power-up (LAPU) classification standard. This feature helps in system component initialization, executing critical tasks before the processor wakes up, setting up and configuring memory blocks, clock generation, and bus activity management. The LAPU feature of Flash-based ProASICPLUS devices greatly simplifies total system design and reduces total system cost, often eliminating the need for Complex Programmable Logic Device (CPLD) and clock generation PLLs that are used for this purpose in a system. In addition, glitches and brownouts in system power will not corrupt the ProASICPLUS device's Flash configuration, and unlike SRAM-based FPGAs, the device will not have to be reloaded when system power is restored. This enables the reduction or complete removal of the configuration PROM, expensive voltage monitor, brownout detection, and clock generator devices from the PCB design. Flash-based ProASICPLUS devices simplify total system design, and reduce cost and design risk. while increasing system reliability and improving system initialization time.

# Flash Switch

Unlike SRAM FPGAs, ProASIC<sup>PLUS</sup> uses a live-on-power-up ISP Flash switch as its programming element.

In the ProASIC<sup>PLUS</sup> Flash switch, two transistors share the floating gate, which stores the programming information. One is the sensing transistor, which is only used for writing and verification of the floating gate voltage. The other is the switching transistor. It can be used in the architecture to connect/separate routing nets or to configure logic. It is also used to erase the floating gate (Figure 1-2 on page 1-2).

# Logic Tile

The logic tile cell (Figure 1-3) has three inputs (any or all of which can be inverted) and one output (which can connect to both ultra-fast local and efficient long-line routing resources). Any three-input, one-output logic function (except a three-input XOR) can be configured as one tile. The tile can be configured as a latch with clear or set or as a flip-flop with clear or set. Thus, the tiles can flexibly map logic and sequential gates of a design.

# Power-Up Sequencing


While ProASIC<sup>PLUS</sup> devices are live at power-up, the order of V<sub>DD</sub> and V<sub>DDP</sub> power-up is important during system start-up. V<sub>DD</sub> should be powered up simultaneously with V<sub>DDP</sub> on ProASIC<sup>PLUS</sup> devices. Failure to follow these guidelines may result in undesirable pin behavior during system start-up. For more information, refer to Actel's *Power-Up Behavior of ProASIC<sup>PLUS</sup> Devices* application note.

# LVPECL Input Pads


In addition to standard I/O pads and power pads, ProASIC<sup>PLUS</sup> devices have a single LVPECL input pad on both the east and west sides of the device, along with AVDD and AGND pins to power the PLL block. The LVPECL pad cell consists of an input buffer (containing a low voltage differential amplifier) and a signal and its complement, PPECL (I/P) (PECLN) and NPECL (PECLREF). The LVPECL input pad cell differs from the standard I/O cell in that it is operated from  $V_{DD}$  only.

Since it is exclusively an input, it requires no output signal, output enable signal, or output configuration bits. As a special high-speed differential input, it also does not require pull ups. Recommended termination for LVPECL inputs is shown in Figure 1-10. The LVPECL pad cell compares voltages on the PPECL (I/P) pad (as illustrated in Figure 1-11) and the NPECL pad and sends the results to the global MUX (Figure 1-14 on page 1-14). This high-speed, low-skew output essentially controls the clock conditioning circuit.

LVPECLs are designed to meet LVPECL JEDEC receiver standard levels (Table 1-5).



#### Figure 1-10 • Recommended Termination for LVPECL Inputs



#### Figure 1-11 • LVPECL High and Low Threshold Values

#### Table 1-5LVPECL Receiver Specifications

| Symbol          | Parameter                  | Min. | Мах             | Units |
|-----------------|----------------------------|------|-----------------|-------|
| V <sub>IH</sub> | Input High Voltage         | 1.49 | 2.72            | V     |
| V <sub>IL</sub> | Input Low Voltage          | 0.86 | 2.125           | V     |
| V <sub>ID</sub> | Differential Input Voltage | 0.3  | V <sub>DD</sub> | V     |

#### ProASIC<sup>PLUS</sup> Flash Family FPGAs

The TAP controller receives two control inputs (TMS and TCK) and generates control and clock signals for the rest of the test logic architecture. On power-up, the TAP controller enters the Test-Logic-Reset state. To guarantee a reset of the controller from any of the possible states, TMS must remain high for five TCK cycles. The TRST pin may also be used to asynchronously place the TAP controller in the Test-Logic-Reset state.

ProASIC<sup>PLUS</sup> devices support three types of test data registers: bypass, device identification, and boundary scan. The bypass register is selected when no other register needs to be accessed in a device. This speeds up test data transfer to other devices in a test data path. The 32-bit device identification register is a shift register

with four fields (lowest significant byte (LSB), ID number, part number and version). The boundary-scan register observes and controls the state of each I/O pin.

Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundaryscan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output, and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.




Figure 1-13 • TAP Controller State Diagram

# Timing Control and Characteristics

# ProASIC<sup>PLUS</sup> Clock Management System

ProASIC<sup>PLUS</sup> devices provide designers with very flexible clock conditioning capabilities. Each member of the ProASIC<sup>PLUS</sup> family contains two phase-locked loop (PLL) blocks which perform the following functions:

- Clock Phase Adjustment via Programmable Delay (250 ps steps from –7 ns to +8 ns)
- Clock Skew Minimization
- Clock Frequency Synthesis

Each PLL has the following key features:

- Input Frequency Range (f<sub>IN</sub>) = 1.5 to 180 MHz
- Feedback Frequency Range (f<sub>VCO</sub>) = 24 to 180 MHz
- Output Frequency Range (f<sub>OUT</sub>) = 8 to 180 MHz
- Output Phase Shift = 0 ° and 180 °
- Output Duty Cycle = 50%
- Low Output Jitter (max at 25°C)
  - $f_{VCO}$  <10 MHz. Jitter ±1% or better
  - 10 MHz <  $f_{VCO}$  < 60 MHz. Jitter ±2% or better
  - f<sub>VCO</sub> > 60 MHz. Jitter ±1% or better

**Note:** Jitter(ps) = Jitter(%)\* period

For Example:

Jitter in picoseconds at 100 MHz = 0.01 \* (1/100E6) = 100 ps

• Maximum Acquisition = 80 µs for f<sub>VCO</sub> > 40 MHz Time

= 30  $\mu$ s for f<sub>VCO</sub> < 40 MHz

 Low Power Consumption – 6.9 mW (max – analog supply) + 7.0µW/MHz (max – digital supply)

# **Physical Implementation**

Each side of the chip contains a clock conditioning circuit based on a 180 MHz PLL block (Figure 1-14 on page 1-14). Two global multiplexed lines extend along each side of the chip to provide bidirectional access to the PLL on that side (neither MUX can be connected to the opposite side's PLL). Each global line has optional LVPECL input pads (described below). The global lines may be driven by either the LVPECL global input pad or the outputs from the PLL block, or both. Each global line can be driven by a different output from the PLL. Unused global pins can be configured as regular I/Os or left unconnected. They default to an input with pull-up. The two signals available to drive the global networks are as follows (Figure 1-15 on page 1-15, Table 1-7 on page 1-15, and Table 1-8 on page 1-16):

## Global A (secondary clock)

- Output from Global MUX A
- Conditioned version of PLL output (f<sub>OUT</sub>) delayed or advanced
- Divided version of either of the above
- Further delayed version of either of the above (0.25 ns, 0.50 ns, or 4.00 ns delay)<sup>1</sup>

#### Global B

- Output from Global MUX B
- Delayed or advanced version of f<sub>OUT</sub>
- Divided version of either of the above
- Further delayed version of either of the above (0.25 ns, 0.50 ns, or 4.00 ns delay)<sup>2</sup>

# **Functional Description**

Each PLL block contains four programmable dividers as shown in Figure 1-14 on page 1-14. These allow frequency scaling of the input clock signal as follows:

- The n divider divides the input clock by integer factors from 1 to 32.
- The m divider in the feedback path allows multiplication of the input clock by integer factors ranging from 1 to 64.
- The two dividers together can implement any combination of multiplication and division resulting in a clock frequency between 24 and 180 MHz exiting the PLL core. This clock has a fixed 50% duty cycle.
- The output frequency of the PLL core is given by the formula EQ 1-1 (f<sub>REF</sub> is the reference clock frequency):

 $f_{OUT} = f_{REF} * m/n$ 

EQ 1-1

• The third and fourth dividers (u and v) permit the signals applied to the global network to each be further divided by integer factors ranging from 1 to 4.

The implementations shown in EQ2 and EQ3 enable the user to define a wide range of frequency multiplier and divisors.

$$f_{GLB} = m/(n*u)$$

$$EQ 1-2$$

$$f_{GLA} = m/(n*v)$$

$$EQ 1-3$$

1. This mode is available through the delay feature of the Global MUX driver.





Figure 1-20 • Using the PLL for Clock Deskewing




**Note:** Each RAM block contains a multiplexer (called DMUX) for each output signal, increasing design efficiency. These DMUX cells do not consume any core logic tiles and connect directly to high-speed routing resources between the RAM blocks. They are used when RAM blocks are cascaded and are automatically inserted by the software tools.

Figure 1-21 • Example SRAM Block Diagrams


| Table 1-14 • | Memory | Block SRAM | Interface | Signals |
|--------------|--------|------------|-----------|---------|
|--------------|--------|------------|-----------|---------|

| SRAM Signal | Bits | In/Out | Description                                                          |  |  |
|-------------|------|--------|----------------------------------------------------------------------|--|--|
| WCLKS       | 1    | In     | Write clock used on synchronization on write side                    |  |  |
| RCLKS       | 1    | In     | Read clock used on synchronization on read side                      |  |  |
| RADDR<0:7>  | 8    | In     | Read address                                                         |  |  |
| RBLKB       | 1    | In     | Read block select (active Low)                                       |  |  |
| RDB         | 1    | In     | Read pulse (active Low)                                              |  |  |
| WADDR<0:7>  | 8    | In     | Write address                                                        |  |  |
| WBLKB       | 1    | In     | Write block select (active Low)                                      |  |  |
| DI<0:8>     | 9    | In     | Input data bits <0:8>, <8> can be used for parity In                 |  |  |
| WRB         | 1    | In     | Write pulse (active Low)                                             |  |  |
| DO<0:8>     | 9    | Out    | Output data bits <0:8>, <8> can be used for parity Out               |  |  |
| RPE         | 1    | Out    | Read parity error (active High)                                      |  |  |
| WPE         | 1    | Out    | Write parity error (active High)                                     |  |  |
| PARODD      | 1    | In     | Selects Odd parity generation/detect when High, Even parity when Low |  |  |


Note: Not all signals shown are used in all modes.



#### Figure 1-23 • APA1000 Memory Block Architecture



Total Memory Blocks Used = 10 Total Memory Bits = 23,040






Figure 1-25 • Multi-Port Memory Usage

# **Related Documents**

# **Application Notes**

Efficient Use of ProASIC Clock Trees http://www.actel.com/documents/A500K\_Clocktree\_AN.pdf I/O Features in ProASIC<sup>PLUS</sup> Flash FPGAs http://www.actel.com/documents/APA LVPECL AN.pdf Power-Up Behavior of ProASIC<sup>PLUS</sup> Devices http://www.actel.com/documents/APA\_PowerUp\_AN.pdf ProASICPLUS PLL Dynamic Reconfiguration Using JTAG http://www.actel.com/documents/APA\_PLLdynamic\_AN.pdf Using ProASIC<sup>PLUS</sup> Clock Conditioning Circuits http://www.actel.com/documents/APA\_PLL\_AN.pdf In-System Programming ProASIC<sup>PLUS</sup> Devices http://www.actel.com/documents/APA\_External\_ISP\_AN.pdf Performing Internal In-System Programming Using Actel's ProASICPLUS Devices http://www.actel.com/documents/APA\_Microprocessor\_AN.pdf ProASICPLUS RAM and FIFO Blocks http://www.actel.com/documents/APA\_RAM\_FIFO\_AN.pdf

# White Paper

Design Security in Nonvolatile Flash and Antifuse FPGAs http://www.actel.com/documents/DesignSecurity\_WP.pdf

# User's Guide

Designer User's Guide http://www.actel.com/documents/designer\_UG.pdf SmartGen Cores Reference Guide http://www.actel.com/documents/gen\_refguide\_ug.pdf ProASIC and ProASIC<sup>PLUS</sup> Macro Library Guide http://www.actel.com/documents/pa\_libguide\_UG.pdf

# **Additional Information**

The following link contains additional information on ProASIC<sup>PLUS</sup> devices. http://www.actel.com/products/proasicplus/default.aspx

# **Operating Conditions**

Standard and -F parts are the same unless otherwise noted. All -F parts are only available as commercial.

#### Table 1-17 • Absolute Maximum Ratings\*

| Parameter                                   | Condition                                 | Minimum | Maximum                | Units |
|---------------------------------------------|-------------------------------------------|---------|------------------------|-------|
| Supply Voltage Core (V <sub>DD</sub> )      |                                           | -0.3    | 3.0                    | V     |
| Supply Voltage I/O Ring (V <sub>DDP</sub> ) |                                           | -0.3    | 4.0                    | V     |
| DC Input Voltage                            |                                           | -0.3    | V <sub>DDP</sub> + 0.3 | V     |
| PCI DC Input Voltage                        |                                           | -1.0    | V <sub>DDP</sub> + 1.0 | V     |
| PCI DC Input Clamp Current (absolute)       | $V_{IN} < -1$ or $V_{IN} = V_{DDP} + 1$ V | 10      |                        | mA    |
| LVPECL Input Voltage                        |                                           | -0.3    | V <sub>DDP</sub> + 0.5 | V     |
| GND                                         |                                           | 0       | 0                      | V     |

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the Recommended Operating Conditions.

| Table 1-18 • | Programming, Storage, and Operating Limits |
|--------------|--------------------------------------------|
|--------------|--------------------------------------------|

|               |                           |                                  | Storage Temperature Ope |       | Operating                                      |
|---------------|---------------------------|----------------------------------|-------------------------|-------|------------------------------------------------|
| Product Grade | Programming Cycles (min.) | Program Retention (min.)         | Min.                    | Max.  | T <sub>J</sub> Max.<br>Junction<br>Temperature |
| Commercial    | 500                       | 20 years                         | –55°C                   | 110°C | 110°C                                          |
| Industrial    | 500                       | 20 years                         | –55°C                   | 110°C | 110°C                                          |
| Military      | 100                       | Refer to Table 1-19 on page 1-35 | –65°C                   | 150°C | 150°C                                          |
| MIL-STD-883   | 100                       | Refer to Table 1-19 on page 1-35 | –65°C                   | 150°C | 150°C                                          |


# Performance Retention

For devices operated and stored at 110°C or less, the performance retention period is 20 years after programming. For devices operated and stored at temperatures greater than 110°C, refer to Table 1-19 on page 1-35 to determine the performance retention period. Actel does not guarantee performance if the performance retention period is exceeded. Designers can determine the performance retention period from the following table.

Evaluate the percentage of time spent at the highest temperature, then determine the next highest temperature to which the device will be exposed. In Table 1-19 on page 1-35, find the temperature profile that most closely matches the application. Example – the ambient temperature of a system cycles between 100°C (25% of the time) and 50°C (75% of the time). No forced ventilation cooling system is in use. An APA600-PQ208M FPGA operates in the system, dissipating 1 W. The package thermal resistance (junction-to-ambient) in still air  $\Theta_{ja}$  is 20°C/W, indicating that the junction temperature of the FPGA will be 120°C (25% of the time) and 70°C (75% of the time). The entry in Table 1-19 on page 1-35, which most closely matches the application, is 25% at 125°C with 75% at 110°C. Performance retention in this example is at least 16.0 years.

Note that exceeding the stated retention period may result in a performance degradation in the FPGA below the worst-case performance indicated in the Actel Timer. To ensure that performance does not degrade below the worst-case values in the Actel Timer, the FPGA must be reprogrammed within the performance retention period. In addition, note that performance retention is independent of whether or not the FPGA is operating. The retention period of a device in storage at a given temperature will be the same as the retention period of a device operating at that junction temperature.

# **Output Buffer Delays**



#### Figure 1-27 • Output Buffer Delays

#### Table 1-31 • Worst-Case Commercial Conditions

 $V_{DDP} = 3.0 V, V_{DD} = 2.3 V, 35 pF load, T_{J} = 70^{\circ}C$ 

|            |                                               | Max t <sub>DLH</sub> <sup>1</sup> Max t <sub>DHL</sub> <sup>2</sup> |     | t <sub>DHL</sub> 2 |     |       |
|------------|-----------------------------------------------|---------------------------------------------------------------------|-----|--------------------|-----|-------|
| Macro Type | Description                                   | Std.                                                                | -F  | Std.               | -F  | Units |
| OB33PH     | 3.3 V, PCI Output Current, High Slew Rate     | 2.0                                                                 | 2.4 | 2.2                | 2.6 | ns    |
| OB33PN     | 3.3 V, High Output Current, Nominal Slew Rate | 2.2                                                                 | 2.6 | 2.9                | 3.5 | ns    |
| OB33PL     | 3.3 V, High Output Current, Low Slew Rate     | 2.5                                                                 | 3.0 | 3.2                | 3.9 | ns    |
| OB33LH     | 3.3 V, Low Output Current, High Slew Rate     | 2.6                                                                 | 3.1 | 4.0                | 4.8 | ns    |
| OB33LN     | 3.3 V, Low Output Current, Nominal Slew Rate  | 2.9                                                                 | 3.5 | 4.3                | 5.2 | ns    |
| OB33LL     | 3.3 V, Low Output Current, Low Slew Rate      | 3.0                                                                 | 3.6 | 5.6                | 6.7 | ns    |

#### Notes:

1.  $t_{DLH} = Data-to-Pad High$ 

2.  $t_{DHL} = Data-to-Pad Low$ 

3. All –F parts are only available as commercial.

### Table 1-32 Worst-Case Commercial Conditions

| V <sub>DDP</sub> = 2.3 V, V <sub>D</sub> | <sub>D</sub> = 2.3 V, 35 pF | load, $T_J = 70^{\circ}C$ |
|------------------------------------------|-----------------------------|---------------------------|
|------------------------------------------|-----------------------------|---------------------------|

|            |                                                                       | Max  | t <sub>DLH</sub> 1 | Max  | t <sub>DHL</sub> 2 |       |
|------------|-----------------------------------------------------------------------|------|--------------------|------|--------------------|-------|
| Macro Type | Description                                                           | Std. | -F                 | Std. | -F                 | Units |
| OB25LPHH   | 2.5 V, Low Power, High Output Current, High Slew Rate <sup>3</sup>    | 2.0  | 2.4                | 2.1  | 2.6                | ns    |
| OB25LPHN   | 2.5 V, Low Power, High Output Current, Nominal Slew Rate <sup>3</sup> | 2.4  | 2.9                | 3.0  | 3.6                | ns    |
| OB25LPHL   | 2.5 V, Low Power, High Output Current, Low Slew Rate <sup>3</sup>     | 2.9  | 3.5                | 3.2  | 3.8                | ns    |
| OB25LPLH   | 2.5 V, Low Power, Low Output Current, High Slew Rate <sup>3</sup>     | 2.7  | 3.3                | 4.6  | 5.5                | ns    |
| OB25LPLN   | 2.5 V, Low Power, Low Output Current, Nominal Slew Rate <sup>3</sup>  | 3.5  | 4.2                | 4.2  | 5.1                | ns    |
| OB25LPLL   | 2.5 V, Low Power, Low Output Current, Low Slew Rate <sup>3</sup>      | 4.0  | 4.8                | 5.3  | 6.4                | ns    |

#### Notes:

- 1.  $t_{DLH} = Data-to-Pad High$
- 2.  $t_{DHL} = Data-to-Pad Low$
- 3. Low-power I/Os work with  $V_{DDP}$ =2.5 V ±10% only.  $V_{DDP}$ =2.3 V for delays.
- 4. All –F parts are only available as commercial.

#### Table 1-48 Recommended Operating Conditions

|                                         |                                | Limits                |                      |  |  |
|-----------------------------------------|--------------------------------|-----------------------|----------------------|--|--|
| Parameter                               | Symbol                         | Commercial/Industrial | Military/MIL-STD-883 |  |  |
| Maximum Clock Frequency*                | f <sub>CLOCK</sub>             | 180 MHz               | 180 MHz              |  |  |
| Maximum RAM Frequency*                  | f <sub>RAM</sub>               | 150 MHz               | 150 MHz              |  |  |
| Maximum Rise/Fall Time on Inputs*       |                                |                       |                      |  |  |
| • Schmitt Trigger Mode (10% to 90%)     | t <sub>R</sub> /t <sub>F</sub> | N/A                   | 100 ns               |  |  |
| • Non-Schmitt Trigger Mode (10% to 90%) | t <sub>R</sub> /t <sub>F</sub> | 100 ns                | 10 ns                |  |  |
| Maximum LVPECL Frequency*               |                                | 180 MHz               | 180 MHz              |  |  |
| Maximum TCK Frequency (JTAG)            | f <sub>TCK</sub>               | 10 MHz                | 10 MHz               |  |  |

Note: \*All –F parts will be 20% slower than standard commercial devices.

#### Table 1-49 • Slew Rates Measured at C = 30pF, Nominal Power Supplies and 25°C


| Туре     | Trig. Level | Rising Edge (ns) | Slew Rate (V/ns) | Falling Edge (ns) | Slew Rate (V/ns) | PCI Mode |
|----------|-------------|------------------|------------------|-------------------|------------------|----------|
| OB33PH   | 10%-90%     | 1.60             | 1.65             | 1.65              | 1.60             | Yes      |
| OB33PN   | 10%-90%     | 1.57             | 1.68             | 3.32              | 0.80             | No       |
| OB33PL   | 10%-90%     | 1.57             | 1.68             | 1.99              | 1.32             | No       |
| OB33LH   | 10%-90%     | 3.80             | 0.70             | 4.84              | 0.55             | No       |
| OB33LN   | 10%-90%     | 4.19             | 0.63             | 3.37              | 0.78             | No       |
| OB33LL   | 10%-90%     | 5.49             | 0.48             | 2.98              | 0.89             | No       |
| OB25LPHH | 10%-90%     | 1.55             | 1.29             | 1.56              | 1.28             | No       |
| OB25LPHN | 10%-90%     | 1.70             | 1.18             | 2.08              | 0.96             | No       |
| OB25LPHL | 10%-90%     | 1.97             | 1.02             | 2.09              | 0.96             | No       |
| OB25LPLH | 10%-90%     | 3.57             | 0.56             | 3.93              | 0.51             | No       |
| OB25LPLN | 10%-90%     | 4.65             | 0.43             | 3.28              | 0.61             | No       |
| OB25LPLL | 10%-90%     | 5.52             | 0.36             | 3.44              | 0.58             | No       |

Notes:

1. Standard and –F parts.

2. All –F only available as commercial.

# Asynchronous SRAM Write



#### **Note:** The plot shows the normal operation status.


#### Figure 1-33 • Asynchronous SRAM Write

# Table 1-54T\_J = 0°C to 110°C; V\_{DD} = 2.3 V to 2.7 V for Commercial/industrialT\_J = -55°C to 150°C, V\_{DD} = 2.3 V to 2.7 V for Military/MIL-STD-883B

| Symbol t <sub>xxx</sub> | Description                    | Min. | Max. | Units | Notes                           |
|-------------------------|--------------------------------|------|------|-------|---------------------------------|
| AWRH                    | WADDR hold from WB ↑           | 1.0  |      | ns    |                                 |
| AWRS                    | WADDR setup to WB $\downarrow$ | 0.5  |      | ns    |                                 |
| DWRH                    | DI hold from WB ↑              | 1.5  |      | ns    |                                 |
| DWRS                    | DI setup to WB ↑               | 0.5  |      | ns    | PARGEN is inactive.             |
| DWRS                    | DI setup to WB ↑               | 2.5  |      | ns    | PARGEN is active.               |
| WPDA                    | WPE access from DI             | 3.0  |      | ns    | WPE is invalid, while PARGEN is |
| WPDH                    | WPE hold from DI               |      | 1.0  | ns    | active.                         |
| WRCYC                   | Cycle time                     | 7.5  |      | ns    |                                 |
| WRMH                    | WB high phase                  | 3.0  |      | ns    | Inactive                        |
| WRML                    | WB low phase                   | 3.0  |      | ns    | Active                          |

Note: All –F speed grade devices are 20% slower than the standard numbers.

# Asynchronous SRAM Read, RDB Controlled




#### **Note:** The plot shows the normal operation status.

#### Figure 1-35 • Asynchronous SRAM Read, RDB Controlled

# Table 1-56T\_J = 0°C to 110°C; V\_DD = 2.3 V to 2.7 V for Commercial/industrial $T_J = -55°C$ to 150°C, $V_{DD} = 2.3$ V to 2.7 V for Military/MIL-STD-883

|                         |                                     | •    |      |       |                             |
|-------------------------|-------------------------------------|------|------|-------|-----------------------------|
| Symbol t <sub>xxx</sub> | Description                         | Min. | Max. | Units | Notes                       |
| ORDA                    | New DO access from RB $\downarrow$  | 7.5  |      | ns    |                             |
| ORDH                    | Old DO valid from RB $\downarrow$   |      | 3.0  | ns    |                             |
| RDCYC                   | Read cycle time                     | 7.5  |      | ns    |                             |
| RDMH                    | RB high phase                       | 3.0  |      | ns    | Inactive setup to new cycle |
| RDML                    | RB low phase                        | 3.0  |      | ns    | Active                      |
| RPRDA                   | New RPE access from RB $\downarrow$ | 9.5  |      | ns    |                             |
| RPRDH                   | Old RPE valid from RB $\downarrow$  |      | 3.0  | ns    |                             |

Note: All –F speed grade devices are 20% slower than the standard numbers.



## Asynchronous Write and Synchronous Read to the Same Location

\* New data is read if WB  $\downarrow$  occurs before setup time. The stored data is read if WB  $\downarrow$  occurs after hold time.

#### Note: The plot shows the normal operation status.

| Figure 1-38 • | Asynchronous | Write and Synchronous Read to the Same Location |
|---------------|--------------|-------------------------------------------------|
|---------------|--------------|-------------------------------------------------|

# Table 1-59T<sub>J</sub> = 0°C to 110°C; V<sub>DD</sub> = 2.3 V to 2.7 V for Commercial/industrialT<sub>J</sub> = -55°C to 150°C, V<sub>DD</sub> = 2.3 V to 2.7 V for Military/MIL-STD-883


| Symbol t <sub>xxx</sub> | Description                                    | Min. | Max. | Units | Notes                 |
|-------------------------|------------------------------------------------|------|------|-------|-----------------------|
| ССҮС                    | Cycle time                                     | 7.5  |      | ns    |                       |
| СМН                     | Clock high phase                               | 3.0  |      | ns    |                       |
| CML                     | Clock low phase                                | 3.0  |      | ns    |                       |
| WBRCLKS                 | WB $\downarrow$ to RCLKS $\uparrow$ setup time | -0.1 |      | ns    |                       |
| WBRCLKH                 | WB $\downarrow$ to RCLKS $\uparrow$ hold time  |      | 7.0  | ns    |                       |
| ОСН                     | Old DO valid from RCLKS $\uparrow$             |      | 3.0  | ns    | OCA/OCH displayed for |
| OCA                     | New DO valid from RCLKS $\uparrow$             | 7.5  |      | ns    | Access Timed Output   |
| DWRRCLKS                | DI to RCLKS ↑ setup time                       | 0    |      | ns    |                       |
| DWRH                    | DI to WB ↑ hold time                           |      | 1.5  | ns    |                       |

#### Notes:


- 1. This behavior is valid for Access Timed Output and Pipelined Mode Output. The table shows the timings of an Access Timed Output.
- 2. In asynchronous write and synchronous read access to the same location, the new write data will be read out if the active write signal edge occurs before or at the same time as the active read clock edge. If WB changes to low after hold time, the data will be read.


3. A setup or hold time violation will result in unknown output data.

4. All –F speed grade devices are 20% slower than the standard numbers.










Note: All – F speed grade devices are 20% slower than the standard numbers.

Figure 1-42 • Read Timing Diagram

# **Asynchronous FIFO Read**



**Note:** The plot shows the normal operation status.

#### Figure 1-43 • Asynchronous FIFO Read

# Table 1-63T<sub>J</sub> = 0°C to 110°C; V<sub>DD</sub> = 2.3 V to 2.7 V for Commercial/industrialT<sub>J</sub> = -55°C to 150°C, V<sub>DD</sub> = 2.3 V to 2.7 V for Military/MIL-STD-883

| EMPTY, FULL, EQTH, & GETH valid hold<br>from RB ↑<br>EMPTY access from RB ↑ | 3.0 <sup>1</sup>                          | 0.5                                                                         | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Empty/full/thresh are invalid from the end of                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|-----------------------------------------------------------------------------|-------------------------------------------|-----------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                                                             | 3 0 <sup>1</sup>                          |                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | hold until the new access is complete                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|                                                                             | 5.0                                       |                                                                             | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| $\downarrow$ access from RB $\uparrow$                                      | 3.0 <sup>1</sup>                          |                                                                             | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| DO access from RB $\downarrow$                                              | 7.5                                       |                                                                             | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| DO valid from RB $\downarrow$                                               |                                           | 3.0                                                                         | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| l cycle time                                                                | 7.5                                       |                                                                             | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| WB 1, clearing EMPTY, setup to                                              |                                           |                                                                             | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Enabling the read operation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|                                                                             |                                           | 1.0                                                                         | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Inhibiting the read operation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| igh phase                                                                   | 3.0                                       |                                                                             | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Inactive                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| ow phase                                                                    | 3.0                                       |                                                                             | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| RPE access from RB $\downarrow$                                             | 9.5                                       |                                                                             | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| RPE valid from RB $\downarrow$                                              |                                           | 4.0                                                                         | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| H or GETH access from BB↑                                                   | 4.5                                       |                                                                             | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| ig<br>ov<br>RF                                                              | h phase<br>✓ phase<br>PE access from RB ↓ | h phase 3.0<br>✓ phase 3.0<br>PE access from RB ↓ 9.5<br>PE valid from RB ↓ | Image: second | Image: second |


#### Notes:

1. At fast cycles, ERDA and FRDA = MAX (7.5 ns – RDL), 3.0 ns.

2. At fast cycles, RDWRS (for enabling read) = MAX (7.5 ns – WRL), 3.0 ns.

3. All –F speed grade devices are 20% slower than the standard numbers.

## Synchronous FIFO Read, Pipeline Mode Outputs (Synchronous Pipelined)



#### Note: The plot shows the normal operation status.

| Figure 1-46 • | Synchronous F | IFO Read, Pipeline | Mode Outputs | (Synchronous Pipelined) |
|---------------|---------------|--------------------|--------------|-------------------------|
|---------------|---------------|--------------------|--------------|-------------------------|

# Table 1-66T\_J = 0°C to 110°C; V\_{DD} = 2.3 V to 2.7 V for Commercial/industrialT\_J = -55°C to 150°C, V\_{DD} = 2.3 V to 2.7 V for Military/MIL-STD-883

| Symbol t <sub>xxx</sub> | Description                                                           | Min.             | Max. | Units | Notes                                                                               |
|-------------------------|-----------------------------------------------------------------------|------------------|------|-------|-------------------------------------------------------------------------------------|
| CCYC                    | Cycle time                                                            | 7.5              |      | ns    |                                                                                     |
| CMH                     | Clock high phase                                                      | 3.0              |      | ns    |                                                                                     |
| CML                     | Clock low phase                                                       | 3.0              |      | ns    |                                                                                     |
| ECBA                    | New EMPTY access from RCLKS $\downarrow$                              | 3.0 <sup>1</sup> |      | ns    |                                                                                     |
| FCBA                    | FULL $\downarrow$ access from RCLKS $\downarrow$                      | 3.0 <sup>1</sup> |      | ns    |                                                                                     |
| ЕСВН, FCBH,<br>ТНСВН    | Old EMPTY, FULL, EQTH, & GETH valid hold time from RCLKS $\downarrow$ |                  | 1.0  | ns    | Empty/full/thresh are invalid from the end of hold until the new access is complete |
| OCA                     | New DO access from RCLKS $\uparrow$                                   | 2.0              |      | ns    |                                                                                     |
| OCH                     | Old DO valid from RCLKS $\uparrow$                                    |                  | 0.75 | ns    |                                                                                     |
| RDCH                    | RDB hold from RCLKS $\uparrow$                                        | 0.5              |      | ns    |                                                                                     |
| RDCS                    | RDB setup to RCLKS ↑                                                  | 1.0              |      | ns    |                                                                                     |
| RPCA                    | New RPE access from RCLKS ↑                                           | 4.0              |      | ns    |                                                                                     |
| RPCH                    | Old RPE valid from RCLKS $\uparrow$                                   |                  | 1.0  | ns    |                                                                                     |
| НСВА                    | EQTH or GETH access from RCLKS $\downarrow$                           | 4.5              |      | ns    |                                                                                     |

#### Notes:

1. At fast cycles, ECBA and FCBA = MAX (7.5 ns - CMS), 3.0 ns.

2. All –F speed grade devices are 20% slower than the standard numbers.

# **Pin Description**

### **User Pins**

#### I/O User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with standard LVTTL and LVCMOS specifications. Unused I/O pins are configured as inputs with pull-up resistors.

#### NC No Connect

To maintain compatibility with other Actel ProASIC<sup>PLUS</sup> products, it is recommended that this pin not be connected to the circuitry on the board.

#### GL Global Pin

Low skew input pin for clock or other global signals. This pin can be configured with an internal pull-up resistor. When it is not connected to the global network or the clock conditioning circuit, it can be configured and used as a normal I/O.

#### GLMX Global Multiplexing Pin

Low skew input pin for clock or other global signals. This pin can be used in one of two special ways (refer to Actel's Using ProASIC<sup>PLUS</sup> Clock Conditioning Circuits).

When the external feedback option is selected for the PLL block, this pin is routed as the external feedback source to the clock conditioning circuit.

In applications where two different signals access the same global net at different times through the use of GLMXx and GLMXLx macros, this pin will be fixed as one of the source pins.

This pin can be configured with an internal pull-up resistor. When it is not connected to the global network or the clock conditioning circuit, it can be configured and used as any normal I/O. If not used, the GLMXx pin will be configured as an input with pull-up.

## **Dedicated Pins**

GND Ground

Common ground supply voltage.

V<sub>DD</sub> Logic Array Power Supply Pin

2.5 V supply voltage.

V<sub>DDP</sub> I/O Pad Power Supply Pin

2.5 V or 3.3 V supply voltage.

#### TMS Test Mode Select

The TMS pin controls the use of boundary-scan circuitry. This pin has an internal pull-up resistor.

#### TCK Test Clock

Clock input pin for boundary scan (maximum 10 MHz). Actel recommends adding a nominal 20  $k\Omega$  pull-up resistor to this pin.

#### TDI Test Data In

Serial input for boundary scan. A dedicated pull-up resistor is included to pull this pin high when not being driven.

#### TDO Test Data Out

Serial output for boundary scan. Actel recommends adding a nominal  $20k\Omega$  pull-up resistor to this pin.

#### TRST Test Reset Input

Asynchronous, active-low input pin for resetting boundary-scan circuitry. This pin has an internal pull-up resistor. For more information, please refer to *Power-up Behavior of ProASIC*<sup>PLUS</sup> *Devices* application note.

## **Special Function Pins**

#### RCK Running Clock

A free running clock is needed during programming if the programmer cannot guarantee that TCK will be uninterrupted. If not used, this pin has an internal pullup and can be left floating.

#### NPECL User Negative Input

Provides high speed clock or data signals to the PLL block. If unused, leave the pin unconnected.

#### PPECL User Positive Input

Provides high speed clock or data signals to the PLL block. If unused, leave the pin unconnected.

#### AVDD PLL Power Supply

Analog  $V_{DD}$  should be  $V_{DD}$  (core voltage) 2.5 V (nominal) and be decoupled from GND with suitable decoupling capacitors to reduce noise. For more information, refer to Actel's Using ProASIC<sup>PLUS</sup> Clock Conditioning Circuits application note. If the clock conditioning circuitry is not used in a design, AVDD can either be left floating or tied to 2.5 V.

#### AGND PLL Power Ground

The analog ground can be connected to the system ground. For more information, refer to Actel's Using ProASIC<sup>PLUS</sup> Clock Conditioning Circuits application note. If the PLLs or clock conditioning circuitry are not used in a design, AGND should be tied to GND.

#### V<sub>PP</sub> Programming Supply Pin

This pin may be connected to any voltage between GND and 16.5 V during normal operation, or it can be left unconnected.<sup>2</sup> For information on using this pin during programming, see the *In-System Programming ProASIC*<sup>PLUS</sup> Devices application note. Actel recommends floating the pin or connecting it to V<sub>DDP</sub>

#### V<sub>PN</sub> Programming Supply Pin

This pin may be connected to any voltage between 0.5V and -13.8 V during normal operation, or it can be left unconnected.<sup>3</sup> For information on using this pin during programming, see the *In-System Programming ProASIC*<sup>PLUS</sup> Devices application note. Actel recommends floating the pin or connecting it to GND.

# Recommended Design Practice for V<sub>PN</sub>/V<sub>PP</sub>

# ProASIC<sup>PLUS</sup> Devices – APA450, APA600, APA750, APA1000

Bypass capacitors are required from  $V_{PP}$  to GND and  $V_{PN}$  to GND for all ProASIC<sup>PLUS</sup> devices during programming. During the erase cycle, ProASIC<sup>PLUS</sup> devices may have current surges on the  $V_{PP}$  and  $V_{PN}$  power supplies. The only way to maintain the integrity of the power distribution to the ProASIC<sup>PLUS</sup> device during these current surges is to counteract the inductance of the finite length conductors that distribute the power to the device. This can be accomplished by providing sufficient bypass capacitance between the  $V_{PP}$  and  $V_{PN}$  pins and GND (using the shortest paths possible). Without sufficient bypass capacitance to counteract the inductance, the  $V_{PP}$  and  $V_{PN}$  pins may incur a voltage spike beyond the voltage that the device can withstand. This issue applies to all programming configurations.

The solution prevents spikes from damaging the ProASIC<sup>PLUS</sup> devices. Bypass capacitors are required for the V<sub>PP</sub> and V<sub>PN</sub> pads. Use a 0.01  $\mu$ F to 0.1  $\mu$ F ceramic capacitor with a 25 V or greater rating. To filter low-frequency noise (decoupling), use a 4.7  $\mu$ F (low ESR, <1 < $\Omega$ , tantalum, 25 V or greater rating) capacitor. The capacitors should be located as close to the device pins as possible (within 2.5 cm is desirable). The smaller, high-frequency capacitor should be placed closer to the device pins than the larger low-frequency capacitor. The same dual-capacitor circuit should be used on both the V<sub>PP</sub> and V<sub>PN</sub> pins (Figure 1-49).

# ProASIC<sup>PLUS</sup> Devices – APA075, APA150, APA300

These devices do not require bypass capacitors on the  $V_{PP}$  and  $V_{PN}$  pins as long as the total combined distance of the programming cable and the trace length on the board is less than or equal to 30 inches. Note: For trace lengths greater than 30 inches, use the bypass capacitor recommendations in the previous section.




Figure 1-49 • ProASICPLUS V<sub>PP</sub> and V<sub>PN</sub> Capacitor Requirements

2. There is a nominal 40 k $\Omega$  pull-up resistor on V<sub>PP</sub>

3. There is a nominal 40 k pull-down resistor on  $V_{PN}$