



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Obsolete
Number of LABs/CLBs	295
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	57
Number of Gates	1200
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Through Hole
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	84-BCPGA
Supplier Device Package	84-CPGA (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1010b-pg84b

unique architecture offers gate array flexibility, high performance, and quick turnaround through user programming. Device utilization is typically 95 percent of available logic modules. All Actel devices include on-chip clock drivers and a hard-wired distribution network.

User-definable I/Os are capable of driving at both TTL and CMOS drive levels. Available packages for the military are the Ceramic Quad Flat Pack (CQFP) and the Ceramic Pin Grid Array (CPGA). See the “Product Plan” section on page 6 for details.

QML Certification

Actel has achieved full QML certification, demonstrating that quality management, procedures, processes, and controls are in place and comply with MIL-PRF-38535, the performance specification used by the Department of Defense for monolithic integrated circuits. QML certification is a good example of Actel's commitment to supplying the highest quality products for all types of high-reliability, military and space applications.

Many suppliers of microelectronics components have implemented QML as their primary worldwide business system. Appropriate use of this system not only helps in the implementation of advanced technologies, but also allows for a quality, reliable and cost-effective logistics support throughout QML products' life cycles.

Development Tool Support

The HiRel devices are fully supported by Actel's line of FPGA development tools, including the Actel DeskTOP series and Designer Advantage tools. The Actel DeskTOP Series is an integrated design environment for PCs that includes design entry, simulation, synthesis, and place and route tools. Designer Advantage is Actel's suite of FPGA development point tools for PCs and Workstations that includes the ACTgen Macro Builder, Designer with DirectTime timing driven place and route and analysis tools, and device programming software.

In addition, the HiRel devices contain ActionProbe circuitry that provides built-in access to every node in a design, enabling 100 percent real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer, an easy to use integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer attaches to a PC's standard COM port, turning the PC into a fully functional 18 channel logic analyzer. Silicon Explorer allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

ACT 3 Description

The ACT 3 family is the third-generation Actel FPGA family. This family offers the highest-performance and highest-capacity devices, ranging from 2,500 to 10,000 gates, with system performance up to 60 MHz over the military temperature range. The devices have four clock distribution networks, including dedicated array and I/O clocks. In addition, the ACT 3 family offers the highest I/O-to-gate ratio available. ACT 3 devices are manufactured using 0.8 μ CMOS technology.

1200XL/3200DX Description

3200DX and 1200XL FPGAs were designed to integrate system logic which is typically implemented in multiple CPLDs, PALs, and FPGAs. These devices provide the features and performance required for today's complex, high-speed digital logic systems. The 3200DX family offers the industry's fastest dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage.

ACT 2 Description

The ACT 2 family is the second-generation Actel FPGA family. This family offers the best-value, high-capacity devices, ranging from 4,000 to 8,000 gates, with system performance up to 40 MHz over the military temperature range. The devices have two routed array clock distribution networks. ACT 2 devices are manufactured using 1.0 μ CMOS technology.

ACT 1 Description

The ACT 1 family is the first Actel FPGA family and the first antifuse-based FPGA. This family offers the lowest-cost logic integration, with devices ranging from 1,200 to 2,000 gates, with system performance up to 20 MHz over the military temperature range. The devices have one routed array clock distribution network. ACT 1 devices are manufactured using 1.0 μ CMOS technology.

Package Thermal Characteristics

The device junction to case thermal characteristic is θ_{jc} , and the junction to ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a CPGA 176-pin package at military temperature is as follows:

$$\frac{\text{Max. junction temp. (}^{\circ}\text{C) - Max. military temp.}}{\theta_{ja} (\text{}^{\circ}\text{C/W})} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{23^{\circ}\text{C/W}} = 1.1 \text{ W}$$

Package Type	Pin Count	θ_{jc}	θ_{ja} Still Air	θ_{ja} 300 ft/min	Units
Ceramic Pin Grid Array	84	6.0	33	20	°C/W
	132	4.8	25	16	°C/W
	133	4.8	25	15	°C/W
	176	4.6	23	12	°C/W
	207	3.5	21	10	°C/W
	257	2.8	15	8	°C/W
Ceramic Quad Flat Pack	84	7.8	40	30	°C/W
	132	7.2	35	25	°C/W
	172	6.8	25	20	°C/W
	196	6.4	23	15	°C/W
	256	6.2	20	10	°C/W

Power Dissipation

General Power Equation

$$P = [I_{CC\text{standby}} + I_{CC\text{active}}] * V_{CC} + I_{OL} * V_{OL} * N + I_{OH} * (V_{CC} - V_{OH}) * M$$

where:

$I_{CC\text{standby}}$ is the current flowing when no inputs or outputs are changing.

$I_{CC\text{active}}$ is the current flowing due to CMOS switching.

I_{OL} , I_{OH} are TTL sink/source currents.

V_{OL} , V_{OH} are TTL level output voltages.

N equals the number of outputs driving TTL loads to V_{OL} .

M equals the number of outputs driving TTL loads to V_{OH} .

Accurate values for N and M are difficult to determine because they depend on the family type, on the design, and on the system I/O. The power can be divided into two components—static and active.

Static Power Component

Actel FPGAs have small static power components that result in power dissipation lower than that of PALs or PLDs. By integrating multiple PALs or PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power. Standby power is calculated below for commercial, worst-case conditions.


Family	I_{CC}	V_{CC}	Power
ACT 3	2 mA	5.25V	10.5 mW
1200XL/3200DX	2 mA	5.25V	10.5 mW
ACT 2	2 mA	5.25V	10.5 mW
ACT 1	3 mA	5.25V	15.8 mW

The static power dissipated by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33V will generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high.

Active Power Component


Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs. An additional component of the active power dissipation is the totempole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that

3200DX Timing Model (Logic Functions using Array Clocks)*



*Values shown for A32100DX-I at worst-case military conditions.


3200DX Timing Model (SRAM Functions)*



*Values shown for A32100DX-1 at worst-case military conditions.


Parameter Measurement

Output Buffer Delays




AC Test Load


Load 1
(Used to measure propagation delay)




Load 2
(Used to measure rising/falling edges)



Input Buffer Delays



Combinatorial Macro Delays



ACT 1 Timing Characteristics(Worst-Case Military Conditions, $V_{CC} = 4.5V$, $T_J = 125^{\circ}\text{C}$)

		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Units
Logic Module Propagation Delays						
t_{PD1}	Single Module		4.7		5.5	ns
t_{PD2}	Dual Module Macros		10.8		12.7	ns
t_{CO}	Sequential Clk to Q		4.7		5.5	ns
t_{GO}	Latch G to Q		4.7		5.5	ns
t_{RS}	Flip-Flop (Latch) Reset to Q		4.7		5.5	ns
Logic Module Predicted Routing Delays¹						
t_{RD1}	FO=1 Routing Delay		1.5		1.7	ns
t_{RD2}	FO=2 Routing Delay		2.3		2.7	ns
t_{RD3}	FO=3 Routing Delay		3.4		4.0	ns
t_{RD4}	FO=4 Routing Delay		5.0		5.9	ns
t_{RD8}	FO=8 Routing Delay		10.6		12.5	ns
Logic Module Sequential Timing²						
t_{SUD}	Flip-Flop (Latch) Data Input Setup	8.8		10.4		ns
t_{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		ns
t_{SUENA}	Flip-Flop (Latch) Enable Setup	8.8		10.4		ns
t_{HENNA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		ns
t_{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	10.9		12.9		ns
t_{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	10.9		12.9		ns
t_A	Flip-Flop Clock Input Period	23.2		27.3		ns
f_{MAX}	Flip-Flop (Latch) Clock Frequency		44		37	MHz
Input Module Propagation Delays						
t_{INYH}	Pad to Y High		4.9		5.8	ns
t_{INYL}	Pad to Y Low		4.9		5.8	ns
Input Module Predicted Routing Delays^{1,3}						
t_{IRD1}	FO=1 Routing Delay		1.5		1.7	ns
t_{IRD2}	FO=2 Routing Delay		2.3		2.7	ns
t_{IRD3}	FO=3 Routing Delay		3.4		4.0	ns
t_{IRD4}	FO=4 Routing Delay		5.0		5.9	ns
t_{IRD8}	FO=8 Routing Delay		10.6		12.5	ns

Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
2. Setup times assume fanout of 3. Further derating information can be obtained from the DirectTime Analyzer utility.
3. Optimization techniques may further reduce delays by 0 to 4 ns.

ACT 1 Timing Characteristics (continued)

(Worst-Case Military Conditions, $V_{CC} = 4.5V$, $T_J = 125^{\circ}C$)

		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Units
Global Clock Network						
t_{CKH}	Input Low to High	FO = 16	7.8		9.2	
		FO = 128	8.9		10.5	ns
t_{CKL}	Input High to Low	FO = 16	10.3		12.1	
		FO = 128	11.2		13.2	ns
t_{PWH}	Minimum Pulse Width High	FO = 16	10.4	12.2		ns
		FO = 128	10.9	12.9		
t_{PWL}	Minimum Pulse Width Low	FO = 16	10.4	12.2		ns
		FO = 128	10.9	12.9		
t_{CKSW}	Maximum Skew	FO = 16	1.9		2.2	
		FO = 128	2.9		3.4	ns
t_p	Minimum Period	FO = 16	21.7	25.6		
		FO = 128	23.2	27.3		ns
f_{MAX}	Maximum Frequency	FO = 16	46		40	
		FO = 128	44		37	MHz
TTL Output Module Timing¹						
t_{DLH}	Data to Pad High		12.1	14.2		ns
t_{DHL}	Data to Pad Low		13.8	16.3		ns
t_{ENZH}	Enable Pad Z to High		12.0	14.1		ns
t_{ENZL}	Enable Pad Z to Low		14.6	17.1		ns
t_{ENHZ}	Enable Pad High to Z		16.0	18.8		ns
t_{ENLZ}	Enable Pad Low to Z		14.5	17.0		ns
d_{TLH}	Delta Low to High		0.09	0.11		ns/pF
d_{THL}	Delta High to Low		0.12	0.15		ns/pF
CMOS Output Module Timing¹						
t_{DLH}	Data to Pad High		15.1	17.7		ns
t_{DHL}	Data to Pad Low		11.5	13.6		ns
t_{ENZH}	Enable Pad Z to High		12.0	14.1		ns
t_{ENZL}	Enable Pad Z to Low		14.6	17.1		ns
t_{ENHZ}	Enable Pad High to Z		16.0	18.8		ns
t_{ENLZ}	Enable Pad Low to Z		14.5	17.0		ns
d_{TLH}	Delta Low to High		0.16	0.18		ns/pF
d_{THL}	Delta High to Low		0.09	0.11		ns/pF

Notes:

1. Delays based on 50 pF loading.
2. SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at <http://www.actel.com/appnotes>.

A1280A Timing Characteristics (continued)**(Worst-Case Military Conditions, $V_{CC} = 4.5V$, $T_J = 125^\circ C$)**

		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Units
Input Module Propagation Delays						
t_{INYH}	Pad to Y High		4.0		4.7	ns
t_{INYL}	Pad to Y Low		3.6		4.3	ns
t_{INGH}	G to Y High		6.9		8.1	ns
t_{INGL}	G to Y Low		6.6		7.7	ns
Input Module Predicted Routing Delays¹						
t_{RD1}	FO=1 Routing Delay		6.2		7.3	ns
t_{RD2}	FO=2 Routing Delay		7.2		8.4	ns
t_{RD3}	FO=3 Routing Delay		7.7		9.1	ns
t_{RD4}	FO=4 Routing Delay		8.9		10.5	ns
t_{RD8}	FO=8 Routing Delay		12.9		15.2	ns
Global Clock Network						
t_{CKH}	Input Low to High	FO = 32 FO = 384	13.3 17.9		15.7 21.1	ns
t_{CKL}	Input High to Low	FO = 32 FO = 384	13.3 18.2		15.7 21.4	ns
t_{PWH}	Minimum Pulse Width High	FO = 32 FO = 384	6.9 7.9		8.1 9.3	ns
t_{PWL}	Minimum Pulse Width Low	FO = 32 FO = 384	6.9 7.9		8.1 9.3	ns
t_{CKSW}	Maximum Skew	FO = 32 FO = 384		0.6 3.1		0.6 3.1
t_{SUEXT}	Input Latch External Setup	FO = 32 FO = 384	0.0 0.0		0.0 0.0	ns
t_{HEXT}	Input Latch External Hold	FO = 32 FO = 384	8.6 13.8		8.6 13.8	ns
t_p	Minimum Period	FO = 32 FO = 384	13.7 16.0		16.2 18.9	ns
f_{MAX}	Maximum Frequency	FO = 32 FO = 384		73 63		62 53 MHz

Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment. Optimization techniques may further reduce delays by 0 to 4 ns.

A1280XL Timing Characteristics(Worst-Case Military Conditions, $V_{CC} = 4.5V$, $T_J = 125^{\circ}C$)

		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Units
Logic Module Propagation Delays¹						
t_{PD1}	Single Module		3.7		4.3	ns
t_{CO}	Sequential Clk to Q		3.7		4.3	ns
t_{GO}	Latch G to Q		3.7		4.3	ns
t_{RS}	Flip-Flop (Latch) Reset to Q		3.7		4.3	ns
Logic Module Predicted Routing Delays²						
t_{RD1}	FO=1 Routing Delay		1.7		2.1	ns
t_{RD2}	FO=2 Routing Delay		2.5		3.0	ns
t_{RD3}	FO=3 Routing Delay		3.1		3.6	ns
t_{RD4}	FO=4 Routing Delay		3.7		4.3	ns
t_{RD8}	FO=8 Routing Delay		7.0		8.3	ns
Logic Module Sequential Timing^{3, 4}						
t_{SUD}	Flip-Flop (Latch) Data Input Setup	0.4		0.5		ns
t_{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		ns
t_{SUENA}	Flip-Flop (Latch) Enable Setup	1.1		1.2		ns
t_{HEN}	Flip-Flop (Latch) Enable Hold	0.0		0.0		ns
t_{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	5.3		6.1		ns
t_{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	5.3		6.1		ns
t_A	Flip-Flop Clock Input Period	10.7		12.3		ns
t_{INH}	Input Buffer Latch Hold	0.0		0.0		ns
t_{INSU}	Input Buffer Latch Setup	0.4		0.4		ns
t_{OUTH}	Output Buffer Latch Hold	0.0		0.0		ns
t_{OUTSU}	Output Buffer Latch Setup	0.4		0.4		ns
f_{MAX}	Flip-Flop (Latch) Clock Frequency		90		75	MHz

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

A1460A Timing Characteristics

(Worst-Case Military Conditions, $V_{CC} = 4.5V$, $T_J = 125^{\circ}C$)

		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Units
Logic Module Propagation Delays¹						
t_{PD}	Internal Array Module		3.0		3.5	ns
t_{CO}	Sequential Clock to Q		3.0		3.5	ns
t_{CLR}	Asynchronous Clear to Q		3.0		3.5	ns
Logic Module Predicted Routing Delays²						
t_{RD1}	FO=1 Routing Delay		1.3		1.5	ns
t_{RD2}	FO=2 Routing Delay		1.9		2.1	ns
t_{RD3}	FO=3 Routing Delay		2.1		2.5	ns
t_{RD4}	FO=4 Routing Delay		2.6		2.9	ns
t_{RD8}	FO=8 Routing Delay		4.2		4.9	ns
Logic Module Sequential Timing						
t_{SUD}	Flip-Flop (Latch) Data Input Setup	0.9		1.0		ns
t_{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		ns
t_{SUENA}	Flip-Flop (Latch) Enable Setup	0.9		1.0		ns
t_{HENNA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		ns
t_{WASYN}	Asynchronous Pulse Width	4.8		5.6		ns
t_{WCLKA}	Flip-Flop Clock Pulse Width	4.8		5.6		ns
t_A	Flip-Flop Clock Input Period	9.9		11.6		ns
f_{MAX}	Flip-Flop Clock Frequency		100		85	MHz
Input Module Propagation Delays						
t_{INY}	Input Data Pad to Y		4.2		4.9	ns
t_{ICKY}	Input Reg IOCLK Pad to Y		7.0		8.2	ns
t_{OCKY}	Output Reg IOCLK Pad to Y		7.0		8.2	ns
t_{ICLRY}	Input Asynchronous Clear to Y		7.0		8.2	ns
t_{OCLRY}	Output Asynchronous Clear to Y		7.0		8.2	ns
Input Module Predicted Routing Delays^{2,3}						
t_{IRD1}	FO=1 Routing Delay		1.3		1.5	ns
t_{IRD2}	FO=2 Routing Delay		1.9		2.1	ns
t_{IRD3}	FO=3 Routing Delay		2.1		2.5	ns
t_{IRD4}	FO=4 Routing Delay		2.6		2.9	ns
t_{IRD8}	FO=8 Routing Delay		4.2		4.9	ns

Notes:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Optimization techniques may further reduce delays by 0 to 4 ns.

A14100A Timing Characteristics (continued)
(Worst-Case Military Conditions, V_{CC} = 4.5V, T_J = 125°C)

		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Units
CMOS Output Module Timing¹						
t _{DHS}	Data to Pad, High Slew		9.2		10.8	ns
t _{DLS}	Data to Pad, Low Slew		17.3		20.3	ns
t _{ENZHS}	Enable to Pad, Z to H/L, High Slew		7.7		9.1	ns
t _{ENZLS}	Enable to Pad, Z to H/L, Low Slew		13.1		15.5	ns
t _{ENHSZ}	Enable to Pad, H/L to Z, High Slew		11.6		14.0	ns
t _{ENLSZ}	Enable to Pad, H/L to Z, Low Slew		10.9		12.8	ns
t _{CKHS}	IOCLK Pad to Pad H/L, High Slew		14.4		16.0	ns
t _{CKLS}	IOCLK Pad to Pad H/L, Low Slew		20.2		22.4	ns
d _{TLHHS}	Delta Low to High, High Slew		0.06		0.07	ns/pF
d _{TLHLS}	Delta Low to High, Low Slew		0.11		0.13	ns/pF
d _{THLHS}	Delta High to Low, High Slew		0.04		0.05	ns/pF
d _{THLLS}	Delta High to Low, Low Slew		0.05		0.06	ns/pF
Dedicated (Hard-Wired) I/O Clock Network						
t _{IOCKH}	Input Low to High (Pad to I/O Module Input)		3.5		4.1	ns
t _{IOPWH}	Minimum Pulse Width High	4.8		5.7		ns
t _{IOPWL}	Minimum Pulse Width Low	4.8		5.7		ns
t _{IOSAPW}	Minimum Asynchronous Pulse Width	3.9		4.4		ns
t _{IOCKSW}	Maximum Skew		0.9		1.0	ns
t _{IOP}	Minimum Period	9.9		11.6		ns
f _{IOMAX}	Maximum Frequency		100		85	MHz
Dedicated (Hard-Wired) Array Clock Network						
t _{HCKH}	Input Low to High (Pad to S-Module Input)		5.5		6.4	ns
t _{HCKL}	Input High to Low (Pad to S-Module Input)		5.5		6.4	ns
t _{HPWH}	Minimum Pulse Width High	4.8		5.7		ns
t _{HPWL}	Minimum Pulse Width Low	4.8		5.7		ns
t _{HCKSW}	Maximum Skew		0.9		1.0	ns
t _{HP}	Minimum Period	9.9		11.6		ns
f _{HMAX}	Maximum Frequency		100		85	MHz

Notes:

1. Delays based on 35 pF loading.
2. SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at <http://www.actel.com/appnotes>.

A14100A Timing Characteristics (continued)**(Worst-Case Military Conditions, $V_{CC} = 4.5V$, $T_J = 125^\circ C$)**

		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Units
Routed Array Clock Networks						
t_{RCKH}	Input Low to High (FO=256)		9.0		10.5	ns
t_{RCKL}	Input High to Low (FO=256)		9.0		10.5	ns
t_{RPWH}	Min. Pulse Width High (FO=256)	6.3		7.1		ns
t_{RPWL}	Min. Pulse Width Low (FO=256)	6.3		7.1		ns
t_{RCKSW}	Maximum Skew (FO=128)		1.9		2.1	ns
t_{RP}	Minimum Period (FO=256)	12.9		14.5		ns
f_{RMAX}	Maximum Frequency (FO=256)		75		65	MHz
Clock-to-Clock Skews						
$t_{IOHCKSW}$	I/O Clock to H-Clock Skew	0.0	3.5	0.0	3.5	ns
$t_{IORCKSW}$	I/O Clock to R-Clock Skew	0.0	5.0	0.0	5.0	ns
t_{HRCKSW}	H-Clock to R-Clock Skew (FO = 64) (FO = 50% max.)	0.0	1.0	0.0	1.0	ns
		0.0	3.0	0.0	3.0	

A32200DX Timing Characteristics (continued)
(Worst-Case Military Conditions, V_{CC} = 4.5V, T_J = 125°C)


		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Units
Input Module Propagation Delays						
t _{INPY}	Input Data Pad to Y		1.9		2.6	ns
t _{INGO}	Input Latch Gate-to-Output		4.6		6.0	ns
t _{INH}	Input Latch Hold	0.0		0.0		ns
t _{INSU}	Input Latch Setup	0.7		0.9		ns
t _{ILA}	Latch Active Pulse Width	6.1		8.1		ns
Input Module Predicted Routing Delays¹						
t _{IRD1}	FO=1 Routing Delay		2.6		3.5	ns
t _{IRD2}	FO=2 Routing Delay		3.4		4.6	ns
t _{IRD3}	FO=3 Routing Delay		4.6		6.1	ns
t _{IRD4}	FO=4 Routing Delay		5.4		7.2	ns
t _{IRD5}	FO=8 Routing Delay		7.0		9.3	ns
Global Clock Network						
t _{CKH}	Input Low to High	FO=32	7.3		9.8	ns
		FO=635	8.5		11.3	ns
t _{CKL}	Input High to Low	FO=32	7.2		9.6	ns
		FO=635	9.3		12.5	ns
t _{PWH}	Minimum Pulse Width High	FO=32	3.2	4.3		ns
		FO=635	3.9	5.2		ns
t _{PWL}	Minimum Pulse Width Low	FO=32	3.2	4.3		ns
		FO=635	3.9	5.2		ns
t _{CKSW}	Maximum Skew	FO=32	1.8		2.4	ns
		FO=635	1.8		2.4	ns
t _{SUEXT}	Input Latch External Setup	FO=32	0.0	0.0		ns
		FO=635	0.0	0.0		ns
t _{HEXT}	Input Latch External Hold	FO=32	3.0	4.0		ns
		FO=635	3.8	5.1		ns
t _P	Minimum Period (1/fmax)	FO=32	5.8	7.7		ns
		FO=635	6.8	9.1		ns
f _{HMAX}	Maximum Datapath Frequency	FO=32	172		130	MHz
		FO=635	147		110	MHz

Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment. Optimization techniques may further reduce delays by 0 to 4 ns.

Package Pin Assignments

84-Pin CPGA (Top View)



257-Pin CPGA


Pin Number	A14100A Function	Pin Number	A14100A Function	Pin Number	A14100A Function
A1	I/O	C7	I/O	E19	I/O
A2	I/O	C8	I/O	F1	I/O
A3	I/O	C9	I/O	F2	I/O
A4	I/O	C10	V _{CC}	F3	I/O
A5	MODE	C11	I/O	F4	I/O
A6	I/O	C12	I/O	F16	I/O
A7	I/O	C13	V _{CC}	F17	I/O
A8	I/O	C14	I/O	F18	I/O
A9	I/O	C15	I/O	F19	I/O
A10	I/O	C16	I/O	G1	I/O
A11	I/O	C17	V _{CC}	G2	I/O
A12	I/O	C18	I/O	G3	I/O
A13	I/O	C19	I/O	G4	I/O
A14	I/O	D1	I/O	G5	I/O
A15	I/O	D2	I/O	G15	I/O
A16	I/O	D3	I/O	G16	I/O
A17	I/O	D4	GND	G17	I/O
A18	I/O	D5	I/O	G18	I/O
A19	I/O	D6	I/O	G19	I/O
B1	I/O	D7	I/O	H1	I/O
B2	I/O	D8	I/O	H2	I/O
B3	I/O	D9	I/O	H3	I/O
B4	SDI, I/O	D10	GND	H4	I/O
B5	I/O	D11	I/O	H16	I/O
B6	I/O	D12	I/O	H17	I/O
B7	I/O	D13	I/O	H18	I/O
B8	I/O	D14	I/O	H19	I/O
B9	I/O	D15	I/O	J1	PRA, I/O
B10	I/O	D16	GND	J2	I/O
B11	I/O	D17	I/O	J3	I/O
B12	I/O	D18	I/O	J4	I/O
B13	I/O	D19	I/O	J5	GND
B14	I/O	E1	I/O	J15	I/O
B15	I/O	E2	I/O	J16	HCLK, I/O
B16	GND	E3	I/O	J17	PRB, I/O
B17	I/O	E4	DCLK, I/O	J18	I/O
B18	I/O	E5	NC	J19	I/O
B19	I/O	E7	I/O	K1	I/O
C1	I/O	E9	I/O	K2	I/O
C2	I/O	E11	GND	K3	V _{CC}
C3	V _{CC}	E13	I/O	K4	GND
C4	GND	E16	I/O	K16	GND
C5	I/O	E17	I/O	K17	V _{CC}
C6	I/O	E18	I/O	K18	I/O

132-Pin CQFP

Pin Number	A1425A Function	Pin Number	A1425A Function	Pin Number	A1425A Function
1	NC	45	I/O	89	V _{CC}
2	GND	46	I/O	90	GND
3	SDI, I/O	47	I/O	91	V _{CC}
4	I/O	48	PRB, I/O	92	GND
5	I/O	49	I/O	93	I/O
6	I/O	50	HCLK, I/O	94	I/O
7	I/O	51	I/O	95	I/O
8	I/O	52	I/O	96	I/O
9	MODE	53	I/O	97	I/O
10	GND	54	I/O	98	IOCLK, I/O
11	V _{CC}	55	I/O	99	NC
12	I/O	56	I/O	100	NC
13	I/O	57	I/O	101	GND
14	I/O	58	GND	102	I/O
15	I/O	59	V _{CC}	103	I/O
16	I/O	60	I/O	104	I/O
17	I/O	61	I/O	105	I/O
18	I/O	62	I/O	106	GND
19	I/O	63	I/O	107	V _{CC}
20	I/O	64	IOPCL, I/O	108	I/O
21	I/O	65	GND	109	I/O
22	V _{CC}	66	NC	110	I/O
23	I/O	67	NC	111	I/O
24	I/O	68	I/O	112	I/O
25	I/O	69	I/O	113	I/O
26	GND	70	I/O	114	I/O
27	V _{CC}	71	I/O	115	I/O
28	I/O	72	I/O	116	CLKA, I/O
29	I/O	73	I/O	117	CLKB, I/O
30	I/O	74	GND	118	PRA, I/O
31	I/O	75	V _{CC}	119	I/O
32	I/O	76	I/O	120	I/O
33	I/O	77	I/O	121	I/O
34	NC	78	V _{CC}	122	GND
35	I/O	79	I/O	123	V _{CC}
36	GND	80	I/O	124	I/O
37	I/O	81	I/O	125	I/O
38	I/O	82	I/O	126	I/O
39	I/O	83	I/O	127	I/O
40	I/O	84	I/O	128	I/O
41	I/O	85	I/O	129	I/O
42	GND	86	I/O	130	I/O
43	V _{CC}	87	I/O	131	DCLK, I/O
44	I/O	88	I/O	132	NC

172-Pin CQFP (Continued)

Pin Number	A1280A Function	A1280XL Function	Pin Number	A1280A Function	A1280XL Function
89	I/O	I/O	131	SDI, I/O	SDI, I/O
90	I/O	I/O	132	I/O	I/O
91	I/O	I/O	133	I/O	I/O
92	I/O	I/O	134	I/O	I/O
93	I/O	I/O	135	I/O	I/O
94	I/O	I/O	136	V _{CC}	V _{CC}
95	I/O	I/O	137	I/O	I/O
96	I/O	I/O	138	I/O	I/O
97	I/O	I/O	139	I/O	I/O
98	GND	GND	140	I/O	I/O
99	I/O	I/O	141	GND	GND
100	I/O	I/O	142	I/O	I/O
101	I/O	I/O	143	I/O	I/O
102	I/O	I/O	144	I/O	I/O
103	GND	GND	145	I/O	I/O
104	I/O	I/O	146	I/O	I/O
105	I/O	I/O	147	I/O	I/O
106	GND	GND	148	PRA, I/O	PRA, I/O
107	V _{CC}	V _{CC}	149	I/O	I/O
108	GND	GND	150	CLKA, I/O	CLKA, I/O
109	V _{CC}	V _{CC}	151	V _{CC}	V _{CC}
110	V _{CC}	V _{CC}	152	GND	GND
111	I/O	I/O	153	I/O	I/O
112	I/O	I/O	154	CLKB, I/O	CLKB, I/O
113	V _{CC}	V _{CC}	155	I/O	I/O
114	I/O	I/O	156	PRB, I/O	PRB, I/O
115	I/O	I/O	157	I/O	I/O
116	I/O	I/O	158	I/O	I/O
117	I/O	I/O	159	I/O	I/O
118	GND	GND	160	I/O	I/O
119	I/O	I/O	161	GND	GND
120	I/O	I/O	162	I/O	I/O
121	I/O	I/O	163	I/O	I/O
122	I/O	I/O	164	I/O	I/O
123	GND	GND	165	I/O	I/O
124	I/O	I/O	166	V _{CC}	V _{CC}
125	I/O	I/O	167	I/O	I/O
126	I/O	I/O	168	I/O	I/O
127	I/O	I/O	169	I/O	I/O
128	I/O	I/O	170	I/O	I/O
129	I/O	I/O	171	DCLK, I/O	DCLK, I/O
130	I/O	I/O	172	I/O	I/O


Package Pin Assignments (continued)**208-Pin CQFP (Top View)**

208-Pin CQFP

Pin Number	A32100DX Function	Pin Number	A32100DX Function	Pin Number	A32100DX Function
1	GND	44	I/O	87	I/O
2	V _{CC}	45	I/O	88	I/O
3	MODE	46	I/O	89	I/O
4	I/O	47	I/O	90	I/O
5	I/O	48	I/O	91	QCLKB, I/O
6	I/O	49	I/O	92	I/O
7	I/O	50	I/O	93	I/O (WD)
8	I/O	51	I/O	94	I/O (WD)
9	I/O	52	GND	95	I/O
10	I/O	53	GND	96	I/O
11	I/O	54	TMS, I/O	97	I/O
12	I/O	55	TDI, I/O	98	V _{CC}
13	I/O	56	I/O	99	I/O
14	I/O	57	I/O (WD)	100	I/O (WD)
15	I/O	58	I/O (WD)	101	I/O (WD)
16	I/O	59	I/O	102	I/O
17	V _{CC}	60	V _{CC}	103	SDO, I/O
18	I/O	61	I/O	104	I/O
19	I/O	62	I/O	105	GND
20	I/O	63	I/O	106	V _{CC}
21	I/O	64	I/O	107	I/O
22	GND	65	QCLKA, I/O	108	I/O
23	I/O	66	I/O (WD)	109	I/O
24	I/O	67	I/O (WD)	110	I/O
25	I/O	68	I/O	111	I/O
26	I/O	69	I/O	112	I/O
27	GND	70	I/O (WD)	113	I/O
28	V _{CC}	71	I/O (WD)	114	I/O
29	V _{CC}	72	I/O	115	I/O
30	I/O	73	I/O	116	I/O
31	I/O	74	I/O	117	I/O
32	V _{CC}	75	I/O	118	I/O
33	I/O	76	I/O	119	I/O
34	I/O	77	I/O	120	I/O
35	I/O	78	GND	121	I/O
36	I/O	79	V _{CC}	122	I/O
37	I/O	80	V _{CC}	123	I/O
38	I/O	81	I/O	124	I/O
39	I/O	82	I/O	125	I/O
40	I/O	83	I/O	126	GND
41	I/O	84	I/O	127	I/O
42	I/O	85	I/O (WD)	128	TCK, I/O
43	I/O	86	I/O (WD)	129	GND

Package Mechanical Drawings

84-Pin CPGA



Notes:

1. All dimensions are in inches unless otherwise stated.
2. BSC—Basic Spacing between Centers. This is a theoretical true position dimension and so has no tolerance.