

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	8
Number of Macrocells	32
Number of Gates	1000
Number of I/O	32
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/isplsi-2032a-110lt48

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





ispLSI® 2032/A

In-System Programmable High Density PLD

Features

• ENHANCEMENTS

- ispLSI 2032A is Fully Form and Function Compatible to the ispLSI 2032, with Identical Timing Specifications and Packaging
- ispLSI 2032A is Built on an Advanced 0.35 Micron E²CMOS® Technology

• HIGH DENSITY PROGRAMMABLE LOGIC

- 1000 PLD Gates
- 32 I/O Pins, Two Dedicated Inputs
- 32 Registers
- High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic


HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY

- fmax = 180 MHz Maximum Operating Frequency
- tpd = 5.0 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture
- Unused Product Term Shutdown Saves Power

• IN-SYSTEM PROGRAMMABLE

- In-System Programmable (ISP™) 5V Only
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping
- OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
 - Complete Programmable Device Can Combine Glue Logic and Structured Designs
 - Enhanced Pin Locking Capability
 - Three Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity
- Lead-Free Package Options

Functional Block Diagram



Description

The ispLSI 2032 and 2032A are High Density Programmable Logic Devices. The devices contain 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2032 and 2032A feature 5V insystem programmability and in-system diagnostic capabilities. The ispLSI 2032 and 2032A offer nonvolatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.


The basic unit of logic on these devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. A7 (Figure 1). There are a total of eight GLBs in the ispLSI 2032 and 2032A devices. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Functional Block Diagram

Figure 1. ispLSI 2032/A Functional Block Diagram



The devices also have 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (Figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by the ORP. Each ispLSI 2032 and 2032A device contains one Megablock.

The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells.

All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 2032 and 2032A devices are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.



Absolute Maximum Ratings 1

Supply Voltage V_{cc} -0.5 to +7.0V Input Voltage Applied-2.5 to V_{CC} +1.0V Off-State Output Voltage Applied-2.5 to V_{CC} +1.0V Storage Temperature-65 to 150°C

Case Temp. with Power Applied-55 to 125°C

Max. Junction Temp. (T_J) with Power Applied ... 150°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Condition

SYMBOL	PA	ARAMETER		MIN.	MAX.	UNITS
V CC	Cumple Valtage	Commercial	$T_A = 0$ °C to + 70°C	4.75	5.25	V
VCC	Supply Voltage	Industrial	$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	4.5	5.5	V
V IL	Input Low Voltage			0	0.8	V
V IH	Input High Voltage			2.0	V _{cc} +1	V

Table 2 - 0005/2032

Capacitance (T_A=25°C, f=1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C ₁	Dedicated Input Capacitance	6	pf	$V_{CC} = 5.0V, V_{IN} = 2.0V$
C ₂	I/O Capacitance	7	pf	$V_{CC} = 5.0V, V_{I/O} = 2.0V$
C ₃	Clock Capacitance	10	pf	$V_{CC} = 5.0V, V_{Y} = 2.0V$

Table 2-0006/2032

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	_	Years
Erase/Reprogram Cycles	10000	_	Cycles

Table 2-0008A-isp



Switching Test Conditions

Input Pulse Levels	GND to 3	3.0V	
Input Rise and Fall Time	-135, -150, -180	≤ 1.5 ns	
10% to 90%	-80, -110	≤ 3 ns	
Input Timing Reference Levels	1.5V	•	
Output Timing Reference Levels	1.5V	•	
Output Load	See Figure 2		

3-state levels are measured 0.5V from steady-state active level.


Table 2-0003/2032

Output Load Conditions (see Figure 2)

7	TEST CONDITION	R1	R2	CL
Α		470Ω	390Ω	35pF
В	Active High	∞	390Ω	35pF
В	Active Low	470Ω	390Ω	35pF
С	Active High to Z at V _{OH} -0.5V	8	390Ω	5pF
	Active Low to Z at V _{OL} +0.5V	470Ω	390Ω	5pF

Table 2 - 0004A

Figure 2. Test Load



*C_L includes Test Fixture and Probe Capacitance.

0213A

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION				TYP.3	MAX.	UNITS
V OL	Output Low Voltage	I _{OL} = 8 mA			_	_	0.4	V
V OH	Output High Voltage	I _{OH} = -4 mA			2.4	_	ı	V
I IL	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL}(Max.)$	_	_	-10	μА		
I IH	Input or I/O High Leakage Current	$3.5V \le V_{IN} \le V_{CC}$			_	_	10	μА
IL-isp	ispEN Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL}$	_	_	-150	μΑ		
I IL-PU	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$			_	_	-150	μΑ
los1	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT} = 0.5V$			_	_	-200	mA
. 24		.,	Comm.	-180, -150	_	60	_	mA
ICC ^{2, 4}	Operating Power Supply Current	V_{IL} = 0.0V, V_{IH} = 3.0V f_{TOGGLE} = 1 MHz	Comm.	Others	_	40	_	mA
		TOGGLE TIME	Industrial		_	40	_	mA

Table 2-0007/2032

- 1. One output at a time for a maximum duration of one second. V_{OUT} = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.
- 2. Measured using two 16-bit counters.
- 3. Typical values are at V_{CC} = 5V and T_{Δ} = 25°C.
- 4. Maximum I_{CC} varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I_{CC}.

Table 2-0030B-180/2032



External Timing Parameters

Over Recommended Operating Conditions

DADAMETER	TEST ⁴	# ²	DECODIDATION 1	-1	80	-1	50	-1	35	LINUTO
PARAMETER	COND.	#	DESCRIPTION ¹	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
t pd1	Α	1	Data Prop. Delay, 4PT Bypass, ORP Bypass	_	5.0	-	5.5	_	7.5	ns
t pd2	Α	2	Data Prop. Delay		7.5	-	8.0	_	10.0	ns
f max	Α	3	Clk Frequency with Internal Feedback ³	180	_	154	_	137	-	MHz
f max (Ext.)	_	4	Clk Frequency with Ext. Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	125	_	111	_	100	1	MHz
f max (Tog.)	_	5	Clk Frequency, Max. Toggle	200	_	167	- (167) <u> </u>	MHz
t su1	_	6	GLB Reg Setup Time before Clk, 4 PT Bypass	3.0	_	3.0		4.0	-	ns
t co1	Α	7	GLB Reg. Clk to Output Delay, ORP Bypass	_	4.0	-	4.5) –	4.5	ns
t h1	_	8	GLB Reg. Hold Time after Clk, 4 PT Bypass	0.0	_	0.0		0.0	_	ns
t su2	_	9	GLB Reg. Setup Time before Clk	4.0	_	4.5	_	5.5	_	ns
t co2	_	10	GLB Reg. Clk to Output Delay	ı	4.5	1	5.0	_	5.5	ns
t h2	_	11	GLB Reg. Hold Time after Clk	0.0	1	0.0	_	0.0	_	ns
t r1	Α	12	Ext. Reset Pin to Output Delay		7.0	-	8.0	_	10.0	ns
t rw1	_	13	Ext. Reset Pulse Duration	4.0	_	4.5	_	5.0	_	ns
t ptoeen	В	14	Input to Output Enable	_	10.0	ı	11.0	_	12.0	ns
t ptoedis	С	15	Input to Output Disable	_	10.0	_	11.0	_	12.0	ns
t goeen	В	16	Global OE Output Enable	_	5.0	_	5.0	_	6.0	ns
t goedis	С	17	Global OE Output Disable	_	5.0	_	5.0	_	6.0	ns
t wh	_	18	Ext. Synchronous Clk Pulse Duration, High	2.5	_	3.0	_	3.0	_	ns
twl	_	19	Ext. Synchronous Clk Pulse Duration, Low	2.5	_	3.0	_	3.0	_	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

- 3. Standard 16-bit counter using GRP feedback.
- 4. Reference Switching Test Conditions section.

JSK isples

Table 2-0030B-110/2032



External Timing Parameters

Over Recommended Operating Conditions

DADAMETED	TEST ⁴	# ²	DECODIDE ON 1	-1	10	-8	80	LINUTO
PARAMETER	COND.	#-	DESCRIPTION ¹	MIN.	MAX.	MIN.	MAX.	UNITS
t pd1	Α	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	_	10.0	_	15.0	ns
t pd2	Α	2	Data Propagation Delay	_	13.0	_	18.5	ns
f max	Α	3	Clock Frequency with Internal Feedback ³		_	84.0	-	MHz
fmax (Ext.)	_	4	Clock Frequency with External Feedback $(\frac{1}{tsu2 + tco1})$	77.0	_	57.0		MHz
f max (Tog.)	_	5	Clock Frequency, Max. Toggle	125	- ,	83.0)-	MHz
t su1	_	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	5.5		7.5	-	ns
t co1	Α	7	GLB Reg. Clock to Output Delay, ORP Bypass	-	5.5) -	8.0	ns
t h1	_	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	(-)	0.0	_	ns
t su2	_	9	GLB Reg. Setup Time before Clock	7.5	-	9.5	_	ns
t co2	_	10	GLB Reg. Clock to Output Delay		6.5	_	9.5	ns
t h2	_	11	GLB Reg. Hold Time after Clock	0.0	_	0.0	_	ns
t r1	Α	12	Ext. Reset Pin to Output Delay	_	13.5	_	19.5	ns
t rw1	_	13	Ext. Reset Pulse Duration	6.5	_	10.0	_	ns
t ptoeen	В	14	Input to Output Enable	_	14.5	_	24.0	ns
t ptoedis	С	15	Input to Output Disable	_	14.5	_	24.0	ns
t goeen	В	16	Global OE Output Enable	_	7.0	_	12.0	ns
t goedis	С	17	Global OE Output Disable	_	7.0	_	12.0	ns
t wh	_	18	External Synchronous Clock Pulse Duration, High	4.0	_	6.0	_	ns
t wl	_	19	External Synchronous Clock Pulse Duration, Low	4.0	_	6.0	_	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

- 3. Standard 16-bit counter using GRP feedback.
- 4. Reference Switching Test Conditions section.

JSK isplish



Internal Timing Parameters¹

Over Recommended Operating Conditions

DADAMETER	#2	DESCRIPTION	-1	80	-1	50	-1	35	LINUTC
PARAMETER	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs									
t io	20	Input Buffer Delay	_	0.6	_	0.6	_	1.1	ns
t din	21	Dedicated Input Delay	_	1.1	_	1.3	_	2.4	ns
GRP									
t grp	22	GRP Delay	_	0.7	_	0.7		1.3	ns
GLB			•	•	•				
t 4ptbpc	23	4 Product Term Bypass Path Delay (Combinatorial)	_	2.3	-	2.6	7 -	3.6	ns
t 4ptbpr	24	4 Product Term Bypass Path Delay (Registered)	_	3.1	_	3.1	-	3.6	ns
t 1ptxor	25	1 Product Term/XOR Path Delay	_	3.6	9	4.3	_	5.0	ns
t 20ptxor	26	20 Product Term/XOR Path Delay	_	4.1	Y	4.6	_	5.1	ns
t xoradj	27	XOR Adjacent Path Delay ³	-	4.8	_	5.0	_	5.6	ns
t gbp	28	GLB Register Bypass Delay	(-)	0.2	_	0.0	_	0.0	ns
t gsu	29	GLB Register Setup Time before Clock	0.5	_	0.7	_	0.3	_	ns
t gh	30	GLB Register Hold Time after Clock	1.8	_	1.8	_	3.0	_	ns
t gco	31	GLB Register Clock to Output Delay	_	0.7	_	0.8	_	0.7	ns
t gro	32	GLB Register Reset to Output Delay	_	1.0	_	1.2	_	1.1	ns
t ptre	33	GLB Product Term Reset to Register Delay	_	2.8	_	2.9	_	4.4	ns
t ptoe	34	GLB Product Term Output Enable to I/O Cell Delay	_	5.9	_	6.9	_	6.4	ns
t ptck	35	GLB Product Term Clock Delay	2.5	3.8	2.5	4.1	2.9	5.2	ns
ORP		-0.2		•		1			
t orp	36	ORP Delay	_	0.7	_	0.8	_	1.3	ns
torpbp	37	ORP Bypass Delay	_	0.2	_	0.3	_	0.3	ns
Outputs		72		1					
t ob	38	Output Buffer Delay	_	1.2	_	1.3	_	1.2	ns
tsl	39	Output Slew Limited Delay Adder	_	10.0	_	10.0	_	10.0	ns
t oen	40	I/O Cell OE to Output Enabled	_	2.8	_	2.8	_	3.2	ns
t odis	41	I/O Cell OE to Output Disabled	_	2.8	_	2.8	_	3.2	ns
t goe	42	Global Output Enable	_	2.2	_	2.2	_	2.8	ns
Clocks			1	1		ı	1	1	
tgy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.9	1.9	2.1	2.1	2.3	2.3	ns
t gy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	1.9	1.9	2.1	2.1	2.3	2.3	ns
Global Reset			1	-	ı	1	ı	1	
t gr	45	Global Reset to GLB	_	4.1	_	4.7	_	6.4	ns
t gr		Global Reset to GLB trameters are not tested and are for reference only.	_	4.1	_	4.7	_ 	6.4 able 2-003	161

^{1.} Internal Timing Parameters are not tested and are for reference only.

^{2.} Refer to Timing Model in this data sheet for further details.

^{3.} The XOR adjacent path can only be used by hard macros.



Internal Timing Parameters¹

Over Recommended Operating Conditions


DADAMETED	#2	DECORIDATION	-1	10	-8	80	LINITO
PARAMETER	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs							
t io	20	Input Buffer Delay	_	1.7	_	2.2	ns
t din	21	Dedicated Input Delay	_	3.4	_	4.8	ns
GRP							
t grp	22	GRP Delay	_	1.7		2.6	ns
GLB				C			
t 4ptbpc	23	4 Product Term Bypass Path Delay (Combinatorial)	-	4.9) –	7.2	ns
t 4ptbpr	24	4 Product Term Bypass Path Delay (Registered)		4.8	_	7.2	ns
t 1ptxor	25	1 Product Term/XOR Path Delay	1	6.2	_	8.8	ns
t 20ptxor	26	20 Product Term/XOR Path Delay	-	6.8	_	9.2	ns
t xoradj	27	XOR Adjacent Path Delay ³	_	7.5	_	10.2	ns
t gbp	28	GLB Register Bypass Delay	_	0.1	_	0.0	ns
t gsu	29	GLB Register Setup Time befor Clock	0.5	_	0.1	_	ns
t gh	30	GLB Register Hold Time after Clock	4.0	_	6.0	_	ns
t gco	31	GLB Register Clock to Output Delay	_	0.6	_	0.4	ns
t gro	32	GLB Register Reset to Output Delay	_	1.8	_	2.2	ns
t ptre	33	GLB Product Term Reset to Register Delay	_	5.9	_	8.8	ns
t ptoe	34	GLB Product Term Output Enable to I/O Cell Delay	_	7.1	_	12.8	ns
t ptck	35	GLB Product Term Clock Delay	4.0	7.0	5.5	9.5	ns
ORP							
t orp	36	ORP Delay	_	1.5	_	2.1	ns
t orpbp	37	ORP Bypass Delay	_	0.5	_	0.6	ns
Outputs							
t ob	38	Output Buffer Delay	_	1.2	_	2.4	ns
t sl	39	Output Slew Limited Delay Adder	_	10.0	_	10.0	ns
t oen	40	I/O Cell OE to Output Enabled	_	4.0	_	6.4	ns
t odis	41	I/O Cell OE to Output Disabled	_	4.0	_	6.4	ns
t goe	42	Global Output Enable	_	3.0	_	5.6	ns
Clocks							
t gy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	3.2	3.2	4.6	4.6	ns
t gy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	3.2	3.2	4.6	4.6	ns
Global Reset							
t gr	45	Global Reset to GLB	_	9.0	_	12.8	ns

- 1. Internal Timing Parameters are not tested and are for reference only.
- 2. Refer to Timing Model in this data sheet for further details.
- 3. The XOR adjacent path can only be used by hard macros.

Table 2-0036C-110/2032



ispLSI 2032/A Timing Model



Derivations of tsu, th and tco from the Product Term Clock¹

```
\begin{array}{lll} \textbf{tsu} &=& \text{Logic} + \text{Reg su} - \text{Clock (min)} \\ &=& (\textbf{tio} + \textbf{tgrp} + \textbf{t}20\text{ptxor}) + (\textbf{tgsu}) - (\textbf{tio} + \textbf{tgrp} + \textbf{t}\text{ptck(min)}) \\ &=& (\#20 + \#22 + \#26) + (\#29) - (\#20 + \#22 + \#35) \\ 2.1 \text{ ns} &=& (0.6 + 0.7 + 4.1) + (0.5) - (0.6 + 0.7 + 2.5) \\ \\ \textbf{th} &=& \text{Clock (max)} + \text{Reg h} - \text{Logic} \\ &=& (\textbf{tio} + \textbf{tgrp} + \textbf{tptck(max)}) + (\textbf{tgh}) - (\textbf{tio} + \textbf{tgrp} + \textbf{t}20\text{ptxor}) \\ &=& (\#20 + \#22 + \#35) + (\#30) - (\#20 + \#22 + \#26) \\ 1.5 \text{ ns} &=& (0.6 + 0.7 + 3.8) + (1.8) - (0.6 + 0.7 + 4.1) \\ \\ \textbf{tco} &=& \text{Clock (max)} + \text{Reg co} + \text{Output} \\ &=& (\textbf{tio} + \textbf{tgrp} + \textbf{tptck(max)}) + (\textbf{tgco}) + (\textbf{torp} + \textbf{tob}) \\ &=& (\#20 + \#22 + \#35) + (\#31) + (\#36 + \#38) \\ 7.7 \text{ ns} &=& (0.6 + 0.7 + 3.8) + (0.7) + (0.7 + 1.2) \\ \end{array}
```

Note: Calculations are based upon timing specifications for the ispLSI 2032/A-180L

Table 2- 0042-16/2032




Power Consumption

Power consumption in the ispLSI 2032 and 2032A devices depends on two primary factors: the speed at which the device is operating and the number of Product Terms

used. Figure 4 shows the relationship between power and operating speed.

Figure 4. Typical Device Power Consumption vs fmax



ICC can be estimated for the ispLSI 2032/A using the following equation:

For 2032/A -150, -180: $I_{CC}(mA) = 30 + (\# \text{ of PTs} * 0.46) + (\# \text{ of nets} * \text{Max freq} * 0.012)$ For 2032/A -135, -110, -80: $I_{CC}(mA) = 21 + (\# \text{ of PTs} * 0.30) + (\# \text{ of nets} * \text{Max freq} * 0.012)$

Where:

of PTs = Number of Product Terms used in design

of nets = Number of Signals used in device

Max freq = Highest Clock Frequency to the device (in MHz)

The I_{CC} estimate is based on typical conditions ($V_{CC} = 5.0V$, room temperature) and an assumption of two GLB loads on average exists. These values are for estimates only. Since the value of I_{CC} is sensitive to operating conditions and the program in the device, the actual I_{CC} should be verified.

0127A/2032A



Pin Description

	44-PIN PLCC	44-PIN TQFP	48-PIN TQFP	
NAME	PIN NUMBERS	PIN NUMBERS	PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 28, 29, 30, 31, 32, 37, 38, 39, 40, 41, 42, 43, 44, 3, 4, 5, 6, 7, 8, 9, 10	9, 10, 11, 12, 13, 14, 15, 16, 19, 20, 21, 22, 23, 24, 25, 26, 31 32, 33, 34, 35, 36, 37, 38, 41, 42, 43, 44, 1, 2, 3, 4	9, 10, 11, 13, 14, 15, 16, 17, 20, 21, 22, 23, 25, 26, 27, 28, 33, 34, 35, 37, 38, 39, 40, 41, 44, 45, 46, 47, 1, 2, 3, 4	Input/Output Pins — These are the general purpose I/O pins used by the logic array.
GOE 0	2	40	43	Global Output Enable input pin.
Y0	11	5	5	Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device.
RESET/Y1	35	29	31	This pin performs two functions: - Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. - Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
ispEN	13	7	7	Input — Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK controls become active.
SDI/IN 0 ²	14	8	8 CF	Input — This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/INO also is used as one of the two control pins for the isp state machine. When ispEN is high, it functions as a dedicated input pin.
MODE	36	30	32	Input — When in ISP Mode, controls operation of ISP state machine.
SDO/IN 1 ²	24	18	19	Output/Input — This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. When ispEN is high, it functions as a dedicated input pin.
SCLK/Y2 ²	33	27	29	Input — This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. When ispEN is high, it functions as a dedicated clock input. This clock input is brought into the Clock Distribution Network and can be routed to any GLB and/or I/O cell on the device.
GND	1, 23	17, 39	18, 42	Ground (GND)
VCC	12, 34	6, 28	6, 30	V _{CC}
NC ¹			12, 24, 36, 48	No Connect.

1. NC pins are not to be connected to any active signals, VCC or GND.


2. Pins have dual function capability.

Table 2-0002A-08isp/2032




Pin Configuration

ispLSI 2032/A 44-Pin PLCC Pinout Diagram



ispLSI 2032/A 44-Pin TQFP Pinout Diagram




1. Pins have dual function capability.



Pin Configuration


ispLSI 2032/A 48-Pin TQFP Pinout Diagram



- 1. NC pins are not to be connected to any active signal, Vcc or GND.
- 2. Pins have dual function capability.



Part Number Description



^{1.} Discontinued per PCN #02-06. Contact Rochester Electronics for available inventory

ispLSI 2032/A Ordering Information

Conventional Packaging

COMMERCIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	180	5.0	ispLSI 2032A-180LJ44	44-Pin PLCC
	180	5.0	ispLSI 2032A-180LT44	44-Pin TQFP
	180	5.0	ispLSI 2032A-180LT48	48-Pin TQFP
	154	5.5	ispLSI 2032A-150LJ44	44-Pin PLCC
	154	5.5	ispLSI 2032A-150LT44	44-Pin TQFP
	154	5.5	ispLSI 2032A-150LT48	48-Pin TQFP
	137	7.5	ispLSI 2032A-135LJ44	44-Pin PLCC
ispLSI	137	7.5	ispLSI 2032A-135LT44	44-Pin TQFP
	137	7.5	ispLSI 2032A-135LT48	48-Pin TQFP
	111	10	ispLSI 2032A-110LJ44	44-Pin PLCC
	111	10	ispLSI 2032A-110LT44	44-Pin TQFP
	111	10	ispLSI 2032A-110LT48	48-Pin TQFP
	84	15	ispLSI 2032A-80LJ44	44-Pin PLCC
	84	15	ispLSI 2032A-80LT44	44-Pin TQFP
	84	15	ispLSI 2032A-80LT48	48-Pin TQFP

Table 2-0041A/2032A

INDUSTRIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	84	15	ispLSI 2032A-80LJ44I	44-Pin PLCC
ispLSI	84	15	ispLSI 2032A-80LT44I	44-Pin TQFP
	84	15	ispLSI 2032A-80LT48I	48-Pin TQFP

Table 2-0041B/2032A



ispLSI 2032/A Ordering Information (Cont.)

Conventional Packaging

COMMERCIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	180	5.0	ispLSI 2032A-180LJ44 ¹	44-Pin PLCC
	180	5.0	ispLSI 2032A-180LT44 ¹	44-Pin TQFP
	180	5.0	ispLSI 2032A-180LT48 ¹	48-Pin TQFP
	154	5.5	ispLSI 2032A-150LJ44 ¹	44-Pin PLCC
	154	5.5	ispLSI 2032A-150LT44 ¹	44-Pin TQFP
	154	5.5	ispLSI 2032A-150LT48 ¹	48-Pin TQFP
	137	7.5	ispLSI 2032A-135LJ44 ¹	44-Pin PLCC
ispLSI	137	7.5	ispLSI 2032A-135LT44 ¹	44-Pin TQFP
	137	7.5	ispLSI 2032A-135LT48 ¹	48-Pin TQFP
	111	10	ispLSI 2032A-110LJ44 ¹	44-Pin PLCC
	111	10	ispLSI 2032A-110LT44 ¹	44-Pin TQFP
	111	10	ispLSI 2032A-110LT48 ¹	48-Pin TQFP
	84	15	ispLSI 2032A-80LJ44 ¹	44-Pin PLCC
	84	15	ispLSI 2032A-80LT44 ¹	44-Pin TQFP
	84	15	ispLSI 2032A-80LT48 ¹	48-Pin TQFP

^{1.} Discontinued per PCN #02-06. Contact Rochester Electronics for available inventory.

INDUSTRIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	84	15	ispLSI 2032-80LJI ¹	44-Pin PLCC
ispLSI	84	15	ispLSI 2032-80LT44I ¹	44-Pin TQFP
	84	15	ispLSI 2032-80LT48I ¹	48-Pin TQFP

^{1.} Discontinued per PCN #02-06. Contact Rochester Electronics for available inventory.

Lead-Free Packaging

COMMERCIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	180	5.0	ispLSI 2032A-180LJN44	Lead-Free 44-Pin PLCC
	180	5.0	ispLSI 2032A-180LTN44	Lead-Free 44-Pin TQFP
	180	5.0	ispLSI 2032A-180LTN48	Lead-Free 48-Pin TQFP
	154	5.5	ispLSI 2032A-150LJN44	Lead-Free 44-Pin PLCC
	154	5.5	ispLSI 2032A-150LTN44	Lead-Free 44-Pin TQFP
	154	5.5	ispLSI 2032A-150LTN48	Lead-Free 48-Pin TQFP
	137	7.5	ispLSI 2032A-135LJN44	Lead-Free 44-Pin PLCC
ispLSI	137	7.5	ispLSI 2032A-135LTN44	Lead-Free 44-Pin TQFP
	137	7.5	ispLSI 2032A-135LTN48	Lead-Free 48-Pin TQFP
	111	10	ispLSI 2032A-110LJN44	Lead-Free 44-Pin PLCC
	111	10	ispLSI 2032A-110LTN44	Lead-Free 44-Pin TQFP
	111	10	ispLSI 2032A-110LTN48	Lead-Free 48-Pin TQFP
	84	15	ispLSI 2032A-80LJN44	Lead-Free 44-Pin PLCC
	84	15	ispLSI 2032A-80LTN44	Lead-Free 44-Pin TQFP
	84	15	ispLSI 2032A-80LTN48	Lead-Free 48-Pin TQFP



ispLSI 2032/A Ordering Information (Cont.)

Lead-Free Packaging

INDUSTRIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	84	15	ispLSI 2032A-80LJN44I	Lead-Free 44-Pin PLCC
ispLSI	84	15	ispLSI 2032A-80LTN44I	Lead-Free 44-Pin TQFP
	84	15	ispLSI 2032A-80LTN48I	Lead-Free 48-Pin TQFP

Revision History

Date	Version	Change Summary
_	10	Previous Lattice release.
August 2006	11	Updated for lead-free package options.
	5	