

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	8
Number of Macrocells	32
Number of Gates	1000
Number of I/O	32
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/isplsi-2032a-80lj44

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






ispLSI° 2032/A

In-System Programmable High Density PLD

Features

- ENHANCEMENTS
 - ispLSI 2032A is Fully Form and Function Compatible to the ispLSI 2032, with Identical Timing Specifications and Packaging
 - ispLSI 2032A is Built on an Advanced 0.35 Micron E²CMOS[®] Technology
- HIGH DENSITY PROGRAMMABLE LOGIC
- 1000 PLD Gates
- 32 I/O Pins, Two Dedicated Inputs
- 32 Registers
- High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY
 - fmax = 180 MHz Maximum Operating Frequency
 - tpd = 5.0 ns Propagation Delay
 - TTL Compatible Inputs and Outputs
 - Electrically Erasable and Reprogrammable
 - Non-Volatile
 - 100% Tested at Time of Manufacture
 - Unused Product Term Shutdown Saves Power
- IN-SYSTEM PROGRAMMABLE
- In-System Programmable (ISP™) 5V Only
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping
- OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
 - Complete Programmable Device Can Combine Glue Logic and Structured Designs
 - Enhanced Pin Locking Capability
 - Three Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Programmable Output Slew Rate Control to Minimize Switching Noise
 - Flexible Pin Placement
 - Optimized Global Routing Pool Provides Global Interconnectivity
 - Lead-Free Package Options



Description

The ispLSI 2032 and 2032A are High Density Programmable Logic Devices. The devices contain 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2032 and 2032A feature 5V insystem programmability and in-system diagnostic capabilities. The ispLSI 2032 and 2032A offer nonvolatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.

The basic unit of logic on these devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. A7 (Figure 1). There are a total of eight GLBs in the ispLSI 2032 and 2032A devices. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.


Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com



Functional Block Diagram





The devices also have 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (Figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by the ORP. Each ispLSI 2032 and 2032A device contains one Megablock.

The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells.

All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 2032 and 2032A devices are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.



Absolute Maximum Ratings ¹

Supply Voltage V _{cc} 0.5 to +7.0V
Input Voltage Applied2.5 to V _{CC} +1.0V
Off-State Output Voltage Applied2.5 to V _{CC} +1.0V
Storage Temperature65 to 150°C
Case Temp. with Power Applied55 to 125°C
Max. Junction Temp. (T _J) with Power Applied 150°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Condition

SYMBOL	PA	RAMETER		MIN.	MAX.	UNITS
Vcc	Supply Voltage	Commercial	$T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$	4.75	5.25	V
VCC	Supply Voltage	Industrial	$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$	4.5	5.5	V
VIL	Input Low Voltage			0	0.8	V
VIH	Input High Voltage			2.0	V _{cc} +1	V

Table 2 - 0005/2032

Capacitance (T₄=25°C, f=1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C ₁	Dedicated Input Capacitance	6	pf	$V_{CC} = 5.0V, V_{IN} = 2.0V$
C ₂	I/O Capacitance	7	pf	$V_{CC} = 5.0V, V_{I/O} = 2.0V$
C ₃	Clock Capacitance	10	pf	$V_{CC} = 5.0V, V_{Y} = 2.0V$

Table 2-0006/2032

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	-	Years
Erase/Reprogram Cycles	10000	-	Cycles

Table 2-0008A-isp



Switching Test Conditions


Input Pulse Levels	GND to 3.0V			
Input Rise and Fall Time	-135, -150, -180	≤ 1.5 ns		
10% to 90%	-80, -110	≤ 3 ns		
Input Timing Reference Levels	ls 1.5V			
Output Timing Reference Levels	1.5V			
Output Load	See Figure 2			
3-state levels are measured 0.5V	from	Table 2-0003/2032		


3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see Figure 2)

TEST CONDITION	R1	R2	CL
	470Ω	390Ω	35pF
Active High	∞	390Ω	35pF
Active Low	470Ω	390Ω	35pF
Active High to Z at V_{OH} -0.5V	×	390Ω	5pF
Active Low to Z at V _{OL} +0.5V	470Ω	390Ω	5pF
	Active Low Active High to Z at V_{OH} -0.5V Active Low to Z	470 Ω Active High ∞ Active Low470 Ω Active High to Z at V_{OH} -0.5V ∞ Active Low to Z470 Ω	Active High ∞ 390Ω Active Low 470Ω 390Ω Active Low 470Ω 390Ω Active High to Z at V _{OH} -0.5V ∞ 390Ω Active Low to Z 470Ω 390Ω







DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONI	MIN.	TYP. ³	MAX.	UNITS		
VOL	Output Low Voltage	I _{OL} = 8 mA			-	_	0.4	V
Vон	Output High Voltage	I _{OH} = -4 mA			2.4	_	_	V
IL	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL}(Max.)$			-	_	-10	μA
Ін	Input or I/O High Leakage Current	$3.5V \le V_{IN} \le V_{CC}$	_	_	10	μA		
IL-isp	ispEN Input Low Leakage Current	$0V \le V_{IN} \le V_{IL}$				_	-150	μΑ
IL-PU	I/O Active Pull-Up Current	$0V \le V_{IN} \le V_{IL}$	$0V \le V_{IN} \le V_{IL}$				-150	μΑ
OS ¹	Output Short Circuit Current	$V_{\rm CC} = 5V, V_{\rm OUT} = 0.5V$	$V_{\rm CC} = 5V, V_{\rm OUT} = 0.5V$				-200	mA
	Operating Power Supply Current	V _{IL} = 0.0V, V _{IH} = 3.0V f _{TOGGLE} = 1 MHz	Comm.	-180, -150	_	60	_	mA
ICC ^{2, 4}			Comm.	Others	_	40	_	mA
		Industrial			_	40	_	mA

 One output at a time for a maximum duration of one second. V_{OUT} = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.

2. Measured using two 16-bit counters.

3. Typical values are at V_{CC} = 5V and T_A = 25°C.

 Maximum I_{CC} varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I_{CC}.

0213A



External Timing Parameters

	TEST ⁴	# ²	DECODIDITION ¹	-1	80	-150		-135		
PARAMETER	COND.	Ŧ	DESCRIPTION ¹	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
t pd1	Α	1	Data Prop. Delay, 4PT Bypass, ORP Bypass	-	5.0	_	5.5	-	7.5	ns
t pd2	А	2	Data Prop. Delay	-	7.5	_	8.0	1	10.0	ns
f max	А	3	Clk Frequency with Internal Feedback ³	180	_	154	_	137	-	MHz
f max (Ext.)	_	4	Clk Frequency with Ext. Feedback $\left(\frac{1}{tsu^2 + tco1}\right)$	125	_	111	_	100		MHz
f max (Tog.)	_	5	Clk Frequency, Max. Toggle	200	_	167	-	167		MHz
t su1	_	6	GLB Reg Setup Time before Clk, 4 PT Bypass	3.0	_	3.0		4.0	-	ns
t co1	Α	7	GLB Reg. Clk to Output Delay, ORP Bypass	-	4.0	-	4.5	2-	4.5	ns
t h1	_	8	GLB Reg. Hold Time after Clk, 4 PT Bypass	0.0	_	0.0	-	0.0	_	ns
t su2	_	9	GLB Reg. Setup Time before Clk	4.0	-	4.5	_	5.5	_	ns
tco2	_	10	GLB Reg. Clk to Output Delay	-	4.5	-	5.0	-	5.5	ns
t h2	_	11	GLB Reg. Hold Time after Clk	0.0	-	0.0	_	0.0	_	ns
tr1	Α	12	Ext. Reset Pin to Output Delay		7.0	_	8.0	-	10.0	ns
trw1	_	13	Ext. Reset Pulse Duration	4.0	_	4.5	_	5.0	_	ns
t ptoeen	В	14	Input to Output Enable	-	10.0	_	11.0	-	12.0	ns
t ptoedis	С	15	Input to Output Disable	-	10.0	_	11.0	I	12.0	ns
t goeen	В	16	Global OE Output Enable	-	5.0	_	5.0	1	6.0	ns
t goedis	С	17	Global OE Output Disable	-	5.0	_	5.0	_	6.0	ns
t wh	_	18	Ext. Synchronous Clk Pulse Duration, High	2.5	_	3.0	_	3.0	_	ns
twi	_	19	Ext. Synchronous Clk Pulse Duration, Low	2.5	_	3.0	_	3.0	_	ns

Over Recommended Operating Conditions

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-bit counter using GRP feedback.

4. Reference Switching Test Conditions section.

USFISRICS



External Timing Parameters

TEST		DECODIDITION	-1		-110 -80		
COND.	Ŧ	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
А	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	-	10.0	-	15.0	ns
А	2	Data Propagation Delay	_	13.0	_	18.5	ns
А	3	Clock Frequency with Internal Feedback ³	111	_	84.0	-	MHz
_	4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	77.0	_	57.0	-	MHz
_	5	Clock Frequency, Max. Toggle	125	-	83.0)-	MHz
_	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	5.5		7.5	-	ns
А	7	GLB Reg. Clock to Output Delay, ORP Bypass	-	5.5	2-	8.0	ns
_	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	-	0.0	_	ns
_	9	GLB Reg. Setup Time before Clock	7.5	-	9.5	_	ns
_	10	GLB Reg. Clock to Output Delay		6.5	_	9.5	ns
_	11	GLB Reg. Hold Time after Clock	0.0	_	0.0	_	ns
А	12	Ext. Reset Pin to Output Delay	_	13.5	_	19.5	ns
_	13	Ext. Reset Pulse Duration	6.5	_	10.0	_	ns
В	14	Input to Output Enable	_	14.5	_	24.0	ns
С	15	Input to Output Disable	_	14.5	_	24.0	ns
В	16	Global OE Output Enable	_	7.0	_	12.0	ns
С	17	Global OE Output Disable	_	7.0	-	12.0	ns
_	18	External Synchronous Clock Pulse Duration, High	4.0	_	6.0	-	ns
_	19	External Synchronous Clock Pulse Duration, Low	4.0	-	6.0	_	ns
	COND. A A - - A - A - A - B C B	COND. # A 1 A 2 A 3 - 4 - 5 - 6 A 7 - 8 - 9 - 10 - 11 A 12 - 13 B 14 C 15 B 16 C 17 - 18	COND.*DescriptionA1Data Propagation Delay, 4PT Bypass, ORP BypassA2Data Propagation DelayA3Clock Frequency with Internal Feedback ³ -4Clock Frequency with External Feedback ($\frac{1}{tsu2+tco1}$)-5Clock Frequency, Max. Toggle-6GLB Reg. Setup Time before Clock, 4 PT BypassA7GLB Reg. Clock to Output Delay, ORP Bypass-8GLB Reg. Hold Time after Clock, 4 PT Bypass-9GLB Reg. Setup Time before Clock-10GLB Reg. Setup Time before Clock-11GLB Reg. Clock to Output Delay-11GLB Reg. Clock to Output Delay-11GLB Reg. Hold Time after ClockA12Ext. Reset Pin to Output Delay-13Ext. Reset Pin to Output Delay-13Input to Output EnableC15Input to Output DisableB16Global OE Output Disable-18External Synchronous Clock Pulse Duration, High	COND.#DescriptionMIN.A1Data Propagation Delay, 4PT Bypass, ORP Bypass-A2Data Propagation Delay-A3Clock Frequency with Internal Feedback ³ 111-4Clock Frequency with External Feedback ($\frac{1}{Isu2+Ico1}$)77.0-5Clock Frequency, Max. Toggle125-6GLB Reg. Setup Time before Clock, 4 PT Bypass5.5A7GLB Reg. Clock to Output Delay, ORP Bypass8GLB Reg. Hold Time after Clock, 4 PT Bypass0.0-9GLB Reg. Setup Time before Clock7.5-10GLB Reg. Clock to Output Delay11GLB Reg. Clock to Output Delay11GLB Reg. Clock to Output Delay11GLB Reg. Hold Time after Clock0.0A12Ext. Reset Pin to Output Delay13Ext. Reset Pulse Duration6.5B14Input to Output Enable-C15Input to Output Disable-B16Global OE Output Disable18External Synchronous Clock Pulse Duration, High4.0	COND.#DescriptionMIN.MAX.A1Data Propagation Delay, 4PT Bypass, ORP Bypass-10.0A2Data Propagation Delay-13.0A3Clock Frequency with Internal Feedback ³ 1114Clock Frequency with External Feedback (1/(Bu2+tool))77.05Clock Frequency, Max. Toggle1256GLB Reg. Setup Time before Clock, 4 PT Bypass5.5-A7GLB Reg. Clock to Output Delay, ORP Bypass-555-8GLB Reg. Hold Time after Clock, 4 PT Bypass0.09GLB Reg. Setup Time before Clock7.510GLB Reg. Setup Time before Clock7.511GLB Reg. Clock to Output Delay-6.5-11GLB Reg. Clock to Output Delay-13.5-13Ext. Reset Pin to Output Delay-13.5-13Ext. Reset Pin to Output Delay-14.5C15Input to Output Enable-14.5B16Global OE Output Disable-7.0-18External Synchronous Clock Pulse Duration, High4.0-	COND.**DescriptionMIN.MAX.MIN.A1Data Propagation Delay, 4PT Bypass, ORP Bypass-10.0-A2Data Propagation Delay-13.0-A3Clock Frequency with Internal Feedback ³ 111-84.0-4Clock Frequency with External Feedback (1 tsu2 + too1)77.0-57.0-5Clock Frequency, Max. Toggle125-83.0-6GLB Reg. Setup Time before Clock, 4 PT Bypass5.5-7.5A7GLB Reg. Clock to Output Delay, ORP Bypass-5.58GLB Reg. Hold Time after Clock, 4 PT Bypass0.0-0.0-9GLB Reg. Setup Time before Clock, 4 PT Bypass0.0-9.5-10GLB Reg. Clock to Output Delay-6.510GLB Reg. Setup Time before Clock0.0-10.0-11GLB Reg. Clock to Output Delay-6.511GLB Reg. Hold Time after Clock0.0-10.0A12Ext. Reset Pin to Output Delay-13.513Ext. Reset Pin to Output Delay-14.513Ext. Reset Pulse Duration6.5-10.0B14Input to Output Enable-14.5-C15Input to Output Disable-14.5-B16 <t< td=""><td>COND. * MIN. MAX. MIN. MAX. MIN. MAX. A 1 Data Propagation Delay, 4PT Bypass, ORP Bypass - 10.0 - 15.0 A 2 Data Propagation Delay - 13.0 - 18.5 A 3 Clock Frequency with Internal Feedback³ 111 - 84.0 - - 4 Clock Frequency with External Feedback¹(1502+15001) 77.0 - 57.0 - - 5 Clock Frequency, Max. Toggle 125 - 83.0 - - 6 GLB Reg. Setup Time before Clock, 4 PT Bypass 5.5 - 7.5 - A 7 GLB Reg. Clock to Output Delay, ORP Bypass - 5.5 - 8.0 - 8 GLB Reg. Clock to Output Delay, ORP Bypass 0.0 - 9.0 - - 10 GLB Reg. Clock to Output Delay - 6.5 - 9.5 - 11 GLB Reg. Clock to Output Delay</td></t<>	COND. * MIN. MAX. MIN. MAX. MIN. MAX. A 1 Data Propagation Delay, 4PT Bypass, ORP Bypass - 10.0 - 15.0 A 2 Data Propagation Delay - 13.0 - 18.5 A 3 Clock Frequency with Internal Feedback ³ 111 - 84.0 - - 4 Clock Frequency with External Feedback ¹ (1502+15001) 77.0 - 57.0 - - 5 Clock Frequency, Max. Toggle 125 - 83.0 - - 6 GLB Reg. Setup Time before Clock, 4 PT Bypass 5.5 - 7.5 - A 7 GLB Reg. Clock to Output Delay, ORP Bypass - 5.5 - 8.0 - 8 GLB Reg. Clock to Output Delay, ORP Bypass 0.0 - 9.0 - - 10 GLB Reg. Clock to Output Delay - 6.5 - 9.5 - 11 GLB Reg. Clock to Output Delay

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-bit counter using GRP feedback.

4. Reference Switching Test Conditions section.

USFISRICS



Internal Timing Parameters¹

Over	Recommended	Operating	Conditions
0101	neoonnenaca	operating	oonantions

BABAN	2			80	-1	50	-135		
PARAMETER	# ²	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs			1						
tio	20	Input Buffer Delay	_	0.6	_	0.6	_	1.1	ns
t din	21	Dedicated Input Delay	_	1.1	_	1.3	I	2.4	ns
GRP			1	1					
t grp	22	GRP Delay	_	0.7	_	0.7		1.3	ns
GLB			1			C			
t 4ptbpc	23	4 Product Term Bypass Path Delay (Combinatorial)	_	2.3	_	2.6	2-	3.6	ns
t 4ptbpr	24	4 Product Term Bypass Path Delay (Registered)	_	3.1		3.1	-	3.6	ns
t 1ptxor	25	1 Product Term/XOR Path Delay	_	3.6	-	4.3	I	5.0	ns
t20ptxor	26	20 Product Term/XOR Path Delay	_	4.1	Y	4.6	_	5.1	ns
t xoradj	27	XOR Adjacent Path Delay ³	-	4.8	_	5.0	I	5.6	ns
t gbp	28	GLB Register Bypass Delay	-	0.2	_	0.0	1	0.0	ns
tgsu	29	GLB Register Setup Time before Clock	0.5	-	0.7	-	0.3	-	ns
t gh	30	GLB Register Hold Time after Clock		-	1.8	_	3.0	_	ns
t gco	31	GLB Register Clock to Output Delay		0.7	_	0.8	I	0.7	ns
t gro	32	GLB Register Reset to Output Delay		1.0	_	1.2	-	1.1	ns
t ptre	33	GLB Product Term Reset to Register Delay	_	2.8	_	2.9	-	4.4	ns
t ptoe	34	GLB Product Term Output Enable to I/O Cell Delay	_	5.9	_	6.9	-	6.4	ns
t ptck	35	GLB Product Term Clock Delay	2.5	3.8	2.5	4.1	2.9	5.2	ns
ORP									
t orp	36	ORP Delay	_	0.7	_	0.8	_	1.3	ns
t orpbp	37	ORP Bypass Delay	-	0.2	_	0.3	-	0.3	ns
Outputs									
t ob	38	Output Buffer Delay	_	1.2	_	1.3	-	1.2	ns
tsl	39	Output Slew Limited Delay Adder	_	10.0	-	10.0	Ι	10.0	ns
t oen	40	I/O Cell OE to Output Enabled	_	2.8	-	2.8	Ι	3.2	ns
t odis	41	I/O Cell OE to Output Disabled	_	2.8	_	2.8	-	3.2	ns
t goe	42	Global Output Enable	_	2.2	_	2.2	_	2.8	ns
Clocks									
t gy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.9	1.9	2.1	2.1	2.3	2.3	ns
t gy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	1.9	1.9	2.1	2.1	2.3	2.3	ns
Global Reset									
tgr	45	Global Reset to GLB	-	4.1	_	4.7	_	6.4	ns

1. Internal Timing Parameters are not tested and are for reference only.

2. Refer to Timing Model in this data sheet for further details.

3. The XOR adjacent path can only be used by hard macros.



Internal Timing Parameters¹

Over Recommended Operating Conditions

	2		-1	-110		-80	
PARAMETER	# ²	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs					-		
t io	20	Input Buffer Delay	-	1.7	-	2.2	ns
t din	21	Dedicated Input Delay	-	3.4	_	4.8	ns
GRP							
t grp	22	GRP Delay	-	1.7		2.6	ns
GLB				C			
t 4ptbpc	23	4 Product Term Bypass Path Delay (Combinatorial)	-	4.9	- /	7.2	ns
t 4ptbpr	24	4 Product Term Bypass Path Delay (Registered)		4.8	_	7.2	ns
t 1ptxor	25	1 Product Term/XOR Path Delay	-	6.2	_	8.8	ns
t 20ptxor	26	20 Product Term/XOR Path Delay	-	6.8	_	9.2	ns
t xoradj	27	XOR Adjacent Path Delay ³	_	7.5	_	10.2	ns
t gbp	28	GLB Register Bypass Delay	_	0.1	_	0.0	ns
t gsu	29	GLB Register Setup Time befor Clock	0.5	_	0.1	-	ns
t gh	30	GLB Register Hold Time after Clock	4.0	_	6.0	_	ns
t gco	31	GLB Register Clock to Output Delay	_	0.6	_	0.4	ns
t gro	32	GLB Register Reset to Output Delay	_	1.8	_	2.2	ns
t ptre	33	GLB Product Term Reset to Register Delay	-	5.9	_	8.8	ns
t ptoe	34	GLB Product Term Output Enable to I/O Cell Delay	_	7.1	_	12.8	ns
t ptck	35	GLB Product Term Clock Delay	4.0	7.0	5.5	9.5	ns
ORP							
t orp	36	ORP Delay	-	1.5	_	2.1	ns
t orpbp	37	ORP Bypass Delay	-	0.5	_	0.6	ns
Outputs			•				
t ob	38	Output Buffer Delay	-	1.2	_	2.4	ns
tsl	39	Output Slew Limited Delay Adder	_	10.0	_	10.0	ns
toen	40	I/O Cell OE to Output Enabled	_	4.0	_	6.4	ns
todis	41	I/O Cell OE to Output Disabled	_	4.0	_	6.4	ns
tgoe	42	Global Output Enable	-	3.0	_	5.6	ns
Clocks			-	•	-	•	-
tgy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	3.2	3.2	4.6	4.6	ns
t gy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	3.2	3.2	4.6	4.6	ns
Global Reset		•	•			•	
tgr	45	Global Reset to GLB	-	9.0	_	12.8	ns
							00 110/00

1. Internal Timing Parameters are not tested and are for reference only.


2. Refer to Timing Model in this data sheet for further details.

3. The XOR adjacent path can only be used by hard macros.

Table 2-0036C-110/2032



ispLSI 2032/A Timing Model



Derivations of tsu, th and tco from the Product Term Clock¹

tsu = Logic + Reg su - Clock (min) = (tio + tgrp + t20ptxor) + (tgsu) - (tio + tgrp + tptck(min))= (#20+ #22+ #26) + (#29) - (#20+ #22+ #35) 2.1 ns = (0.6 + 0.7 + 4.1) + (0.5) - (0.6 + 0.7 + 2.5)th = Clock (max) + Reg h - Logic = (tio + tgrp + tptck(max)) + (tgh) - (tio + tgrp + t20ptxor)= (#20+ #22+ #35) + (#30) - (#20+ #22+ #26) 1.5 ns = (0.6 + 0.7 + 3.8) + (1.8) - (0.6 + 0.7 + 4.1)tco = Clock (max) + Reg co + Output (tio + tgrp + tptck(max)) + (tgco) + (torp + tob)= (#20+ #22+ #35) + (#31) + (#36 + #38) = 7.7 ns = (0.6 + 0.7 + 3.8) + (0.7) + (0.7 + 1.2)

Note: Calculations are based upon timing specifications for the ispLSI 2032/A-180L


Table 2- 0042-16/2032



Power Consumption

Power consumption in the ispLSI 2032 and 2032A devices depends on two primary factors: the speed at which the device is operating and the number of Product Terms used. Figure 4 shows the relationship between power and operating speed.

Figure 4. Typical Device Power Consumption vs fmax



ICC can be estimated for the ispLSI 2032/A using the following equation:

For 2032/A -150, -180: ICC(mA) = 30 + (# of PTs * 0.46) + (# of nets * Max freq * 0.012) For 2032/A -135, -110, -80: ICC(mA) = 21 + (# of PTs * 0.30) + (# of nets * Max freq * 0.012)

Where:

of PTs = Number of Product Terms used in design

of nets = Number of Signals used in device

Max freq = Highest Clock Frequency to the device (in MHz)

The ICC estimate is based on typical conditions (VCC = 5.0V, room temperature) and an assumption of two GLB loads on average exists. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the program in the device, the actual I_{CC} should be verified.

0127A/2032A



Pin Description

NAME	44-PIN PLCC PIN NUMBERS	44-PIN TQFP PIN NUMBERS	48-PIN TQFP PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Input/Output Pins — These are the general purpose I/O pins used by the logic array.
GOE 0	2	40	43	Global Output Enable input pin.
YO	11	5	5	Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device.
RESET/Y1	35	29	31	This pin performs two functions: - Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. - Active Low (0) Reset pin which resets all of the GLB
				and I/O registers in the device.
ispEN	13	7	7	Input — Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK controls become active.
SDI/IN 0 ²	14	8	⁸ C	Input — This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/INO also is used as one of the two control pins for the isp state machine. When ispEN is high, it functions as a dedicated input pin.
MODE	36	30	32	Input — When in ISP Mode, controls operation of ISP state machine.
SDO/IN 1 ²	24	18	19	Output/Input — This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. When ispEN is high, it functions as a dedicated input pin.
SCLK/Y2 ²	33	27	29	Input — This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. When ispEN is high, it functions as a dedicated clock input. This clock input is brought into the Clock Distribution Network and can be routed to any GLB and/or I/O cell on the device.
GND	1, 23	17, 39	18, 42	Ground (GND)
VCC	12, 34	6, 28	6, 30	v _{cc}
NC ¹			12, 24, 36, 48	No Connect.

1. NC pins are not to be connected to any active signals, VCC or GND.

Table 2-0002A-08isp/2032


See Ordering Information section for product status. Select devices have been discontinued.

2. Pins have dual function capability.



Pin Configuration


ispLSI 2032/A 44-Pin PLCC Pinout Diagram






Pin Configuration

ispLSI 2032/A 48-Pin TQFP Pinout Diagram





Part Number Description



ispLSI 2032/A Ordering Information

Conventional Packaging

			COMMERCIAL	
FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	180	5.0	ispLSI 2032A-180LJ44	44-Pin PLCC
	180	5.0	ispLSI 2032A-180LT44	44-Pin TQFP
	180	5.0	ispLSI 2032A-180LT48	48-Pin TQFP
	154	5.5	ispLSI 2032A-150LJ44	44-Pin PLCC
	154	5.5	ispLSI 2032A-150LT44	44-Pin TQFP
	154	5.5	ispLSI 2032A-150LT48	48-Pin TQFP
	137	7.5	ispLSI 2032A-135LJ44	44-Pin PLCC
ispLSI	137	7.5	ispLSI 2032A-135LT44	44-Pin TQFP
	137	7.5	ispLSI 2032A-135LT48	48-Pin TQFP
	111	10	ispLSI 2032A-110LJ44	44-Pin PLCC
	111	10	ispLSI 2032A-110LT44	44-Pin TQFP
	111	10	ispLSI 2032A-110LT48	48-Pin TQFP
	84	15	ispLSI 2032A-80LJ44	44-Pin PLCC
	84	15	ispLSI 2032A-80LT44	44-Pin TQFP
	84	15	ispLSI 2032A-80LT48	48-Pin TQFP

COMMEDCIA

INDUSTRIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	84	15	ispLSI 2032A-80LJ44I	44-Pin PLCC
ispLSI	84	15	ispLSI 2032A-80LT44I	44-Pin TQFP
	84	15	ispLSI 2032A-80LT48I	48-Pin TQFP

Table 2-0041B/2032A



ispLSI 2032/A Ordering Information (Cont.)

Conventional Packaging

COMMERCIAL						
FAMILY	fmax (MHz)	t pd (ns)	ORDERING NUMBER	PACKAGE		
	180	5.0	ispLSI 2032A-180LJ44 ¹	44-Pin PLCC		
	180	5.0	ispLSI 2032A-180LT44 ¹	44-Pin TQFP		
	180	5.0	ispLSI 2032A-180LT48 ¹	48-Pin TQFP		
	154	5.5	ispLSI 2032A-150LJ44 ¹	44-Pin PLCC		
	154	5.5	ispLSI 2032A-150LT44 ¹	44-Pin TQFP		
	154	5.5	ispLSI 2032A-150LT48 ¹	48-Pin TQFP		
	137	7.5	ispLSI 2032A-135LJ44 ¹	44-Pin PLCC		
ispLSI	137	7.5	ispLSI 2032A-135LT44 ¹	44-Pin TQFP		
	137	7.5	ispLSI 2032A-135LT48 ¹	48-Pin TQFP		
	111	10	ispLSI 2032A-110LJ44 ¹	44-Pin PLCC		
	111	10	ispLSI 2032A-110LT44 ¹	44-Pin TQFP		
	111	10	ispLSI 2032A-110LT48 ¹	48-Pin TQFP		
	84	15	ispLSI 2032A-80LJ44 ¹	44-Pin PLCC		
	84	15	ispLSI 2032A-80LT44 ¹	44-Pin TQFP		
	84	15	ispLSI 2032A-80LT48 ¹	48-Pin TQFP		

1. Discontinued per PCN #02-06. Contact Rochester Electronics for available inventory.

INDUSTRIAL

FAMILY	fmax (MHz)	t pd (ns)	ORDERING NUMBER	PACKAGE
	84	15	ispLSI 2032-80LJI ¹	44-Pin PLCC
ispLSI	84	15	ispLSI 2032-80LT44I ¹	44-Pin TQFP
	84	15	ispLSI 2032-80LT48I ¹	48-Pin TQFP

1. Discontinued per PCN #02-06. Contact Rochester Electronics for available inventory.

Lead-Free Packaging

COMMERCIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	180	5.0	ispLSI 2032A-180LJN44	Lead-Free 44-Pin PLCC
	180	5.0	ispLSI 2032A-180LTN44	Lead-Free 44-Pin TQFP
	180	5.0	ispLSI 2032A-180LTN48	Lead-Free 48-Pin TQFP
	154	5.5	ispLSI 2032A-150LJN44	Lead-Free 44-Pin PLCC
	154	5.5	ispLSI 2032A-150LTN44	Lead-Free 44-Pin TQFP
	154	5.5	ispLSI 2032A-150LTN48	Lead-Free 48-Pin TQFP
	137	7.5	ispLSI 2032A-135LJN44	Lead-Free 44-Pin PLCC
ispLSI	137	7.5	ispLSI 2032A-135LTN44	Lead-Free 44-Pin TQFP
	137	7.5	ispLSI 2032A-135LTN48	Lead-Free 48-Pin TQFP
	111	10	ispLSI 2032A-110LJN44	Lead-Free 44-Pin PLCC
	111	10	ispLSI 2032A-110LTN44	Lead-Free 44-Pin TQFP
	111	10	ispLSI 2032A-110LTN48 Lead-Free 48-P	
	84	15	ispLSI 2032A-80LJN44	Lead-Free 44-Pin PLCC
	84	15	ispLSI 2032A-80LTN44	Lead-Free 44-Pin TQFP
	84	15	ispLSI 2032A-80LTN48	Lead-Free 48-Pin TQFP



ispLSI 2032/A Ordering Information (Cont.)

Lead-Free Packaging

INDUSTRIAL					
FAMILY	fmax (MHz)	t pd (ns)	ORDERING NUMBER	PACKAGE	
	84	15	ispLSI 2032A-80LJN44I	Lead-Free 44-Pin PLCC	
ispLSI	84	15	ispLSI 2032A-80LTN44I	Lead-Free 44-Pin TQFP	
	84	15	ispLSI 2032A-80LTN48I	Lead-Free 48-Pin TQFP	

Revision History

Date	Version	Change Summary
_	10	Previous Lattice release.
August 2006	11	Updated for lead-free package options.
		32t-FORMEN