

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Active
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/ia6805e2pdw40ir0


# **FEATURES**

- Form, Fit, and Function Compatible with the Harris<sup>®</sup> CDP6805E2CE and Motorola<sup>®</sup> MC146805E2
- Internal 8-bit Timer with 7-Bit Programmable Prescaler
- On-chip Clock
- Memory Mapped I/O
- Versatile Interrupt Handling
- True Bit Manipulation
- Bit Test and Branch Instruction
- Vectored Interrupts
- Power-saving STOP and WAIT Modes
- Fully Static Operation
- 112 Bytes of RAM
- Packaging options available: 40 Pin Plastic DIP or, 44 Pin Plastic Leaded Chip Carrier, Standard or RoHS packages available

The IA6805E2 is a "plug-and-play" drop-in replacement for the original IC. Innovasic produces replacement ICs using its MILES<sup>TM</sup>, or Managed IC Lifetime Extension System, cloning technology. This technology produces replacement ICs far more complex than "emulation" while ensuring they are compatible with the original IC. MILES<sup>TM</sup> captures the design of a clone so it can be produced even as silicon technology advances. MILES<sup>TM</sup> also verifies the clone against the original IC so that even the "undocumented features" are duplicated. This data sheet documents all necessary engineering information about the IA6805E2 including functional and I/O descriptions, electrical characteristics, and applicable timing.

# Package Pinout





Copyright © 2007

IA211081401-03

www.Innovasic.com Customer Support:



# I/O Signal Description

The table below describes the I/O characteristics for each signal on the IC. The signal names correspond to the signal names on the pinout diagrams provided.

SIGNAL NAME	I/O	DESCRIPTION
V <sub>DD</sub> and V <sub>SS</sub>		<b>Source:</b> These two pins provide power to the chip. $V_{DD}$ provides +5 volts (±0.5)
(Power and Ground)	N/A	power and V <sub>SS</sub> is ground.
RESET_n		TTL: Input pin that can be used to reset the MPU's internal state by pulling the reset_n
(Reset)	I	pin low.
IR Q_n		TTL: Input pin that is level and edge sensitive. Can be used to request an interrupt
(Interrupt Request)	I	sequence.
LI (Load Instruction)	0	TTL with slew rate control: Output pin used to indicate that a next opcode fetch is in progress. Used only for certain debugging and test systems. Not connected in normal operation. Overlaps Data Strobe (DS) signal. This output is capable of driving one standard TTL load and 50pF.
DS (Data Strobe)	0	TTL with slew rate control: Output pin used to transfer data to or from a peripheral or memory. DS occurs anytime the MPU does a data read or write and during data transfer to or from internal memory. DS is available at fosc ,5 when the MPU is not in the WAIT or STOP mode. This output is capable of driving one standard TTL load and 130pF
RW_n (Read/Write)	0	TTL with slew rate control: Output pin used to indicate the direction of data transfer from internal memory, I/O registers, and external peripheral devices and memories. Indicates to a selected peripheral whether the MPU is to read (RW_n high) or write (RW_n low) data on the next data strobe. This output is capable of driving one standard TTL load and 130pF.
AS (Address Strobe)	0	TTL with slew rate control: Output strobe used to indicate the presence of an address on the 8-bit multiplexed bus. The AS line is used to demultiplex the eight least significant address bits from the data bus. AS is available at fosc, 5 when the MPU is not in the WAIT or STOP modes. This output is capable of driving one standard TTL load and 130pF.
PA0-PA7/PB0-PB7 (Input/Output Lines)	I/O	TTL with slew rate control: These 16 lines constitute Input/Output ports A and B. Each line is individually programmed to be either an input or output under software control of the Data Direction Register (DDR) as shown below in Table 1 and Figure 2. The port I/O is programmed by writing the corresponding bit in the DDR to a "1" for output and a "0" for input. In the output mode the bits are latched and appear on the corresponding output pins. All the DDR's are initialized to a "0" on reset. The output port registers are not initialized on reset. Each output is capable of driving one standard TTL load and 50pF.
A8-A12 (High Order Address Lines)	0	TTL with slew rate control: These five outputs constitute the higher order non-multiplexed address lines. Each output is capable of driving one standard TTL load and 130pF.
B0-B7 (Address/Data Bus)	I/O	TTL with slew rate control: These bi-directional lines constitute the lower order addresses and data. These lines are multiplexed with address present at address strobe time and data present at data strobe time. When in the data mode, these lines are bi-directional, transferring data to and from memory and peripheral devices as indicated by the RW_n pin. As outputs, these lines are capable of driving one standard TTL load and 130pF.
Timer	I	TTL: Input used to control the internal timer/counter circuitry.
OSC1, OSC2 (System Clock)		TTL Oscillator input/output: These pins provide control input for the on-chip clock oscillator circuits. Either a crystal or external clock is connected to these pins to provide a system clock. The crystal connection is shown in Figure 3. The OSC1 to bus transitions for system designs using oscillators slower than 5MHz is shown in Figure 4.  The circuit shown in Figure 3 is recommended when using a crystal. An external
Crystal	I/O	CMOS oscillator is recommended when using crystals outside the specified ranges. To minimize output distortion and start-up stabilization time, the crystal and components should be mounted as close to the input pins as possible.
External Clock		When an external clock is used, it should be applied to the OSC1 input with the OSC2 input not connected, as shown in <b>Figure 3</b> .

# Table 1

Innovasic<sup>©</sup> Semiconductor

# I/O Pin Functions

R/W-n	DDR	I/O Pin Functions		
0	0	The I/O pin is in input mode. Data is		
		written into the output data latch.		
0	1	Data is written into the output data latch and		
		output to the I/O pin.		
1	0	The state of the I/O pin is read.		
1	1	the I/O pin is in an output mode. The		
		output data latch is read.		

# I/O Port Circuitry and Register Configuration:




Figure 2. PA0-PA7/PB0-PB7 (Input/Output Lines)

## I(Interrupt Mask Bit)

The interrupt mask bit indicates that both the external interrupt and the timer interrupt are disabled (masked). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

# H(Half Carry Bit)

The half carry bit indicates that a carry occurred between bits 3 and 4 of the ALU during an ADD or ADC operation.

#### **Resets:**

The MPU can be reset by initial power up or by the external reset pin (reset\_n).

## POR(Power On Reset)

Power on reset occurs on initial power up. It is strictly for power initialization conditions and should not be used to detect drops in the power supply voltage. There is a 1920  $t_{CYC}$  time out delay from the time the oscillator is detected. If the reset\_n pin is still low at the end of the delay, the MPU will remain in the reset state until the external pin goes high.

### Reset\_n

The reset\_n pin is used to reset the MPU. The reset pin must stay low for a minimum of  $t_{cyc}$  to guarantee a reset. The reset\_n pin is provided with a Schmitt Trigger to improve noise immunity capability.

## **Interrupts:**

The MPU can be interrupted with the external interrupt pin (irq\_n), the internal timer interrupt request, or the software interrupt instruction. When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. The processor registers are saved on the stack (stacking order shown in Figure 7) and the interrupt mask (I) is set to prevent additional interrupts. Normal processing resumes after the RTI instruction causes the register contents to be recovered from the stack. When the current instruction is completed, the processor checks all pending hardware interrupts and if unmasked (I bit clear) proceeds with interrupt processing. Otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. External interrupts hold higher priority than timer interrupts. At the end of an instruction execution, if both an external interrupt and timer interrupt are pending, the external interrupt is serviced first. The SWI gets executed with the same priority as any other instruction if the hardware interrupts are masked (I bit set). Figure 8 shows the Reset and Interrupt processing flowchart.






Figure 8. Reset and Interrupt Processing Flowchart

Copyright © 2007

IA211081401-03

www.Innovasic.com Customer Support:

## **External Interrupt:**

If the external interrupt pin irq\_n is "low" and the interrupt mask bit of the condition code register is cleared, the external interrupt occurs. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the condition code register I-bit gets set masking further interrupts until the present one is serviced. The program counter is then loaded with the contents of the interrupt vector, which contains the location of the interrupt service routine. The contents of \$1FFA and \$1FFB specify the address for this service routine. A functional diagram of the external interrupt is shown in Figure 9 and a mode diagram of the external interrupt is shown in Figure 10. The timing diagram shows two different treatments of the interrupt line (irq\_n) to the processor. The first shows several interrupt lines "wire ORed" to form the interrupts at the processor. If the interrupt line (irq\_n) remains low after servicing an interrupt, the next interrupt is recognized. The second shows single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service. After a pulse occurs, the next pulse should not occur until an RTI has occurred. The time between pulses  $(t_{ILII})$  is obtained by adding 20 instruction cycles to the total number of cycles it takes to complete the service routine including the RTI instruction.




Figure 9. Interrupt Functional Diagram




Figure 10. Interrupt Mode Diagram

# Timer Interrupt:

If the timer mask bit (TCR6) and the interrupt mask bit (I) of the condition code register are cleared, each time the timer decrements to zero (\$01 to \$00 transition) an interrupt request is generated. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the condition code register I-bit gets set masking further interrupts until the present one is serviced. The program counter is then loaded with the contents of the timer interrupt vector, which contains the location of the timer interrupt service routine. The contents of \$1FF8 and \$1FF9 specify the address for this service routine. If the MPU is in the wait mode and a timer interrupt occurs, then the contents of \$1FF6 and \$1FF7 specify the service routine. When the timer interrupt service routine is complete, the software executes an RTI instruction to restore the machine state and starts executing the interrupt program.

## **Software Interrupt:**

Software interrupt is an executable instruction regardless of the state of the interrupt mask bit (I) in the condition code register. SWI is similar to hardware interrupts. It executes after the other interrupts if the interrupt mask bit is zero. The contents of \$1FFC and \$1FFD specify the address for this service routine.

## Low Power Modes:

The low power modes consist of the stop instruction and the wait instruction. The following paragraphs explain these modes of operation.



#### Wait Mode:

The wait instruction places the MPU in low power consumption mode. The wait instruction disables clocking of most internal registers. The DS and AS output lines go "low" and the RW\_n line goes "high". The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. External interrupts are enabled by clearing the I bit in the condition code register. All other registers, memory, and I/O remain unaltered. Only an external interrupt, timer interrupt, or reset will bring the MPU out of the wait mode. The timer may be enabled to allow a periodic exit from the wait mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first. Then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer wait interrupt) is serviced since the MPU is no longer in the wait mode. Figure 12 shows a flowchart of the wait function.




Figure 12. WAIT Function Flowchart

#### Timer:

The MPU contains a single 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The counter may be loaded under program control and decrements to zero. When the counter decrements to zero, the timer interrupt request bit in the timer control register (TCR7) is set. Figure 13 shows a block diagram of the timer. If the timer mask bit (TCR6) and the interrupt mask bit (I) of the condition code register are cleared, an interrupt request is generated. After completion of the current instruction, the current state of the machine is pushed onto the stack. The timer interrupt vector address is then fetched from locations \$1FF8 and \$1FF9 and the interrupt routine is executed, unless the MPU was in the WAIT mode in which case the interrupt vector address in locations \$1FF6 and \$1FF7 is fetched. Power-On-Reset causes the counter to set to \$FF.

- NOTE: 1. Prescaler and counter are clocked on the falling edge of the internal clock (AS) or external input.
  - 2. Counter is written to during Data Strobe (DS) and counts down continuously.





Figure 13. Timer Block Diagram

## TCR (Timer Control Register (\$0009)):

An 8-bit register that controls functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signals. All bits except bit 3 are read/write. Bits TCR5 - TCR0 are unaffected by reset\_n.



### TCR7 – Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one.

- 1 Set when the counter decrements to zero or under program control.
- 0 Cleared on external reset, POR, STOP instruction, or program control.

# TCR6 - Timer Interrupt Mask

Used to inhibit the timer interrupt.

- 1 Interrupt inhibited. Set on external reset, POR, STOP instruction, or program control.
- 0 Interrupt enabled.

#### TCR5 – External or Internal

Selects input clock source. Unaffected by reset.

- 1 External clock selected.
- 0 Internal clock selected (AS) ( $f_{OSC}/5$ ).

#### TCR4 – Timer External Enable

Used to enable external timer pin or to enable the internal clock. Unaffected by reset.

- 1 Enables external timer pin.
- 0 Disables external timer pin.



## TCR3 – Prescaler Clear

Write only bit. Writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates a zero. Unaffected by reset.

# TCR2, TCR1, TCR0 – Prescaler select bits

Decoded to select one of eight outputs of the prescaler. Unaffected by reset.

# Prescaler

TRC2	TRC1	TRC0	RESET
0	0	0	÷1
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128

# **Opcode Map Summary:**

The following table is an opcode map for the instructions used on the MPU. The legend following the table shows how to use the table.

	Bit Mani	ipulation	Branch		Read-	Modify	-Write		Cor	itrol		R	legister,	/Memo	ry		
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
Hi	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	Hi
Low	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	Low
0	BRSET0	BSET0	BRA	NEG 5	3 NEGA	NEGX	NEG	NEG 5	RTI		SUB 2	SUB 3	SUB 4	SUB 5	SUB 4	SUB	0 0000
0000	3 BTB 2	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH		2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
	5 5 5	5	3	2 DIK	1 11111	1 11011	2 17.1	1 12	6		2 1111111	2 DIK	J EA1	5 172	4	3	
1 0001	BRCLR0	BCLR0	BRN						RTS		CMP	CMP	СМР	CMP	CMP	CMP	1 0001
0001	3 BTB 2	2 BSC	2 REL						1 INH		2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
	5	5	3								2	3	4	5	4	3	
2 0010	BRSET1	BSET1	BHI								SBC	SBC	SBC	SBC	SBC	SBC	2 0010
0010	3 BTB	2 BSC	2 REL								2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
3	5	5	3	5	3	3	6	5	10		2	3	4	5	4	3	
0011	BRCLR1	BCLR1	BLS	COM	COMA	COMX	COM	COM	SWI		CPX	CPX	CPX	CPX	CPX	CPX	3 0011
	3 BTB	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH		2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
4	5 DDGEESS	5	3	5	3	3	6	5			2	3	4	5	4	3	4 0100
0100	BRSET2	BSET2	BCC	LSR	LSRA	LSRX	LSR	LSR			AND	AND	AND	AND	AND	AND	4 0100
	3 BTB 2	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX			2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
5	BRCLR2	BCLR2	BCS								BIT	BIT	BIT 4	BIT	BIT 4	BIT	5 0101
0101	3 BTB 2	2 BSC	2 REL								2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
	5 5152	5	3	5	3	3	6	5			2 111111	3	9 EXT	5 17.2	4	3	
6 0110	BRSET3	BSET3	BNE	ROR	RORA	RORX	ROR	ROR			LDA	LDA	LDA	LDA	LDA	LDA	6 0110
0110	3 BTB	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX			2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
7	5	5	3	5	3	3	6	5		2		4	5	6	5	4	
0111	BRCLR3	BCLR3	BEQ	ASR	ASRA	ASRX	ASR	ASR		TAX		STA	STA	STA	STA	STA	7 0111
	3 BTB 2	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX		1 INH	2	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
8	BRSET4	BSET4	BHCC	LSL	LSLA	LSLX	LSL	LSL		CLC	EOR 2	EOR	EOR	EOR	EOR	EOR .	8 1000
1000	3 BTB 2	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX		1 INH	2 IMM		3 EXT	3 IX2	2 IX1	1 IX	
9	5	5	3	5	3	3	6	5		2	2	3	4	5	4	3	
1001	BRCLR4	BCLR4	BHCS	ROL	ROLA	ROLX	ROL	ROL		SEC	ADC	ADC	ADC	ADC	ADC	ADC	9 1001
	3 BTB 2	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX		1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
A	BRSET5	BSET5	BPL 3	DEC	DECA	DECX 3	DEC 6	DEC		CLI	ORA 2	ORA 3	ORA	ORA 5	ORA 4	ORA	A 1010
1010	3 BTB 2	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX		1 INH	2 IMM		3 EXT	3 IX2	2 IX1	1 IX	
В	5	5	3							2	2	3	4	5	4	3	
1011	BRCLR5	BCLR5	BMI							SEI	ADD	ADD	ADD	ADD	ADD	ADD	B 1011
	3 BTB 2	2 BSC	2 REL							1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
C	BRSET6	BSET6	BMC 3	INC	INCA	INCX	INC 6	INC 5		RSP 2		JMP	JMP	JMP	JMP	JMP	C 1100
1100	3 BTB	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX		1 INH		2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
D	5	5	3	4	3	3	6	4		2	6	5	6	7	6	5	
1101	BRCLR6	BCLR6	BMS	TST	TSTA	TSTX	TST	TST		NOP	BSR	JSR	JSR	JSR	JSR	JSR	D 1101
H	3 BTB 2	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	2	1 INH	2 IMM 2	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
E	BRSET7	BSET7	BIL						STOP		LDX	LDX	LDX	LDX	LDX	LDX	E 1110
1110	3 BTB	2 BSC	2 REL						1 INH		2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
F	5	5	3	5	3	3	6	5	2	2		4	5	6	5	4	
1111	BRCLR7	BCLR7	BIH	CLR	CLRA	CLRX	CLR	CLR	WAIT	TXA		STX	STX	STX	STX	STX	F 1111
	3 BTB	BSC BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	1 INH		2 DIR	3 EXT	3 IX2	2 IX1	1 IX	

**Abbreviations for Address** 

Modes:

INH Inherent Α Accumulator Χ Index Register IMMImmediate DIR Direct EXTExtended

REL Relative

BSC Bit set/clear BTB Bit test and branch ΙX Indexed, no offset IX1 Indexed, 1 byte offset IX2 Indexed, 2 byte offset Legend:

1111 ← 0 🗸 ► SUB/1,3 0000 # of Cycles

Opcode in Hexadecima Opcode in Binary Address Mode

IA211081401-03

www.Innovasic.com **Customer Support:** 



# **AC/DC Parameters**

Absolute maximum ratings:	
Supply Voltage (V <sub>DD</sub> )	0.3V to 6V
Input Pin Voltage (V <sub>IN</sub> )	0.3 to $V_{DD}$ +0.3 $V$
Operating Temperature	40°C to 85°C
Storage temperature Range (Tstg)	55°C to 150°C
ESD Protection (HBM)	5000V

Note: The specifications indicate levels where permanent damage to the device may occur. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods may adversely affect the long-term reliability of the device.

# **DC Characteristics**

(V<sub>DD</sub>=4.5 to 5.5 Vdc, V<sub>SS</sub>=0,  $T_A$ = $T_L$  to  $T_H$ ), unless otherwise specified

## DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Unit
$V_{\mathrm{DD}}$	Supply Voltage	4.5	5.5	V
$V_{\mathrm{OL}}$	0 + 11 + 2 1	-	0.4	V
$V_{OH}$	Output Voltage, $I_{LOAD} \le 2mA$	3.5	-	V
$I_{OL}$	Ontout Count	-	2	m A
$I_{OH}$	Output Current	-	-2	m A
$V_{\mathrm{IH}}$	High Level input Voltage	2	-	V
$ m V_{IL}$	Low Level input Voltage	-	0.8	V
$I_{IH}$	High Level input Current	-	1	μА
$I_{\rm IL}$	Low Level input Current	-	-1	μА
Vt-	Schmitt Negative Threshold	1.1	-	V
Vt+	Schmitt Positive Threshold	-	1.87	V
	Frequency of Operation			
$f_{OSC}$	Crystal	-	5	MHz
$f_{OSC}$	External Clock	DC	5	MHz



# **Control Timing**

 $V_{SS}=0V$ ,  $T_A=T_L$  to  $T_H$ 

			$= 5.0V$ $_{SC} = 5M$		
Parameters	Sym	Min	Тур	Max	Unit
I/O Port Timing – Input Setup Time	+	196			
(Figure 14)	$t_{\mathrm{PVASL}}$	190	-	-	ns
Input Hold Time (Figure 14)	$t_{ASLPX}$	0	-	-	ns
Output Delay Time (Figure 14)	taslpv	-	ı	0	ns
Interrupt Setup Time (Figure 15)	$T_{ILASL}$	0.4	-	-	μs
Crystal Oscillator Startup Time	$t_{OXOV}$	-	5	100	ms
(Figure 16)					
Wait Recovery Startup Time (Figure	$t_{IVASH}$	-	-	2	μs
17)					
Stop Recovery Startup Time	$t_{\rm ILASH}$	-	-	2	μs
(Figure 18)					
Required Interrupt Release (Figure 15)	$t_{ m DSLIH}$	-	ı	1.0	μs
Timer Pulse Width (Figure 17)	$t_{\mathrm{TH}},t_{\mathrm{TL}}$	0.5	1	-	$t_{CYC}$
Reset Pulse Width (Figure 16)	$t_{\rm RL}$	1.05	1	-	μs
Timer Period (Figure 17)	$t_{ m TLTL}$	1.0	-	-	$t_{CYC}$
Interrupt Pulse Width Low (Figure 10)	$t_{\rm ILIH}$	1.0	-	-	$t_{CYC}$
Interrupt Pulse Period	$t_{ILIL}$	*	-	-	$t_{CYC}$
(Figure 10)					
Oscillator Cycle Period	$t_{ m OLOL}$	200	-	-	ns
$(1/5 \text{ of } t_{CYC})$ (Figure 3)					
OSC1 Pulse Width High (Figure 3)	t <sub>OH</sub>	75	-	-	ns
OSC1 Pulse Width Low (Figure 3)	$t_{\rm OL}$	75	-	-	ns


<sup>\*</sup>The minimum period of  $t_{\rm ILIL}$  should not be less than the number of  $t_{\rm CYC}$  cycles it takes to execute the interrupt service routine plus 20  $t_{\rm CYC}$  cycles.

# **Bus Timing**

 $V_{SS}$ =0V,  $T_A$ = $T_L$  to  $T_H$  (Figure 19)

Num	Parameters	$V_{DD} = 5.0$ $f_{OSC} = 5$ 1 TTL, 100	5MHz 0pF Load	Unit
		Min	Max	
1	Cycle Time	1000	DC	ns
2	Pulse Width, DS Low	587	-	ns
3	Pulse Width, DS High	403	-	ns
4	Clock Transition	-	4	ns
8	RW_n	9	-	ns
9	Non-Muxed Address Hold	97	-	ns
11	RW_n Delay From DS Fall	-	40	ns
16	Non-Muxed Address Delay From AS Rise	-	11	ns
17	MPU Read Data Setup	18	-	ns
18	Read Data Hold	0		ns
19	MPU Data Delay, Write	-	0	ns
21	Write Data Hold	204	-	ns
23	Muxed Address Delay From AS Rise	-	26	ns
24	Muxed Address Valid to AS Fall	185	-	ns
25	Muxed Address Hold	103	-	ns
26	Delay DS Fall to AS Rise	190	-	ns
27	Pulse Width, AS High	203	-	ns
28	Delay, AS Fall to DS Rise	185	-	ns

$$V_{LOW}=0.8V$$
,  $V_{HIGH}=V_{DD}-2.0V$ ,  $V_{DD}=5.0V\pm10\%$   
 $T_A=T_L$  to  $T_H$ ,  $C_L$  on Port = 50pF,  $f_{OSC}=5MHz$ 



<sup>\*</sup>Note: The address strobe of the first cycle of the next instruction.

Figure 14. I/O Port Timing









Figure 19. Bus Timing


# **Packaging Information**

# **PDIP Packaging**












Semiconductor

# **PLCC Packaging**





**BOTTOM VIEW** 



LEAD COUNT					
	44 (in Millimeters)				
Symbol	MIN	MAX			
A	4.20	4.57			
A1	2.29	3.04			
D1	16.51	16.66			
D2	14.99	16.00			
D3	12.70 BSC				
E1	16.51	16.66			
E2	14.99	16.00			
E3	12.70 BSC				
e	1.27 BSC				
D	17.40	17.67			
E	17.40	17.65			

Semiconductor

# **Ordering Information**

The IA6805E2 is available in two package styles, both standard and RoHS compliant, listed in the table below. Other packages and temperature grades may be available for additional cost and lead time.

Order Number	Temperature Grade	Package Type
IA6805E2-PDW40I-00	Industrial	40 Lead Plastic DIP, 600 mil wide
IA6805E2-PDW40I-R-00	Industrial	40 Lead Plastic DIP, 600 mil wide
(RoHS compliant)		
IA6805E2-PLC44I-00	Industrial	44 Lead Plastic Leaded Chip Carrier
IA6805E2-PLC44I-R-00	Industrial	44 Lead Plastic Leaded Chip Carrier
(RoHS compliant)		

# **Cross Reference to Original Manufacturers**

Innovasic Part Number	Motorola® Part Number	Harris® Part Number
IA6805E2-PDW40I	□ MC146805E2CP	□ CDP6805E2CE
	□ MC146805E2P	□ CDP6805E2E
IA6805E2-PLC44I	□ MC146805E2CFN	□ CDP6805E2CQ
	■ MC146805E2FN	□ CDP6805E2Q

# **Errata**

#### **Production Version 00**

- 1. Functional differences between IA6805E2 and Harris and Motorola Versions:
  - A. Stop mode on IA6805E2 will not halt oscillator. Recovery from stop will be quicker.
  - B. There is a functional difference between the IA6805E2 and the original device instruction sets regarding instructions for BSET and BCLR. **Analysis:** The instructions, BSET and BCLR (bit set and bit clear), are not supposed to affect the carry flag in the condition code register but in the IA6805E2 they do. Any situations where the BSET or BCLR commands are executed between a decision type instruction (branches) based on the carry flag and the instruction that was to update the carry flag should be considered suspect. **Workaround:** The workaround selected by the particular user is code dependent. Software will need to be revised to address the instruction set issues noted above.
  - C. There is a functional difference between the IA6805E2 and the original device regarding the external timer input. **Analysis:** The original device is edge sensitive on this input (negative edge). The IA6805E has a synchronizing register on this input. If the stimulus to this input is a negative pulse less than a clock cycle wide, it is possible that this event will be missed by the timer circuit. **Workaround:** The workaround selected by the particular user is situation dependent. The input pulse either needs to be a minimum of 1 clock cycle wide or the pulse needs to be centered on the falling edge of the input clock.

#### 2. Observations:

- **A.** Original data sheets for Motorola and Harris are inconsistent when describing timer input mode 2. Original parts and Innovasic will AND together the timer input with the inverse of the internal clock (AS).
- **B.** Original Harris part would unpredictably "pre-increment" timer counter when writing to timer registers. IA6805E2 will not.
- **C.** Original Harris part displays incorrect address on external pins during intermediate cycles (not a functional problem) of multi-cycle instructions when accessing memory at page boundaries. IA6805E2 will not.
- **D.** Execution of illegal op-codes on the IA6805E2 will force a system reset. On the original Harris and Motorola parts, execution of illegal op-codes would produce unpredictable results.