



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	e200z4d
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	147
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 27x10b, 5x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc564b64l7c800y

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Table	2. SPC5	64Bxx	and SP	C56EC>	x famil	y comp	arison ⁽¹	^{I)} (contir	nued)				
Feature	SPC5	64B64	S	PC56EC	64	SPC5	64B70	S	PC56EC	70	SPC5	64B74	S	PC56EC	74
Package	LQFP 176	LQFP 208	LQFP 176	LQFP 208	LBGA 256	LQFP 176	LQFP 208	LQFP 176	LQFP 208	LBGA 256	LQFP 176	LQFP 208	LQFP 176	LQFP 208	LBGA 256
FlexRay						J		Yes			J				1
STCU ⁽¹¹⁾								Yes							
Ethernet	Ν	10		Yes		N	lo		Yes		Ν	lo		Yes	
l ² C			1					1					J		
32 kHz oscillator (SXOSC)								Yes							
GPIO ⁽¹²⁾	147	177	147	177	199	147	177	147	177	199	147	177	147	177	199
Debug		JT	AG		Nexus 3+		JT	AG		Nexus 3+		JT	AG		Nexus 3+
Cryptographic Services Engine (CSE)					1	1		Optional	l	1	1				•

1. Feature set dependent on selected peripheral multiplexing; table shows example.

2. Based on 125 °C ambient operating temperature and subject to full device characterization.

3. The e200z0h can run at speeds up to 80 MHz. However, if system frequency is >80 MHz (e.g., e200z4d running at 120 MHz) the e200z0h needs to run at 1/2 system frequency. There is a configurable e200z0 system clock divider for this purpose.

4. DMAMUX also included that allows for software selection of 32 out of a possible 57 sources.

5. Not shared with 12-bit ADC, but possibly shared with other alternate functions.

There are 23 dedicated ANS plus 4 dedicated ANX channels on LQPF176. For higher pin count packages, there are 29 dedicated ANS plus 4 dedicated ANX channels. 6.

7. 16x precision channels (ANP) and 3x standard (ANS).

8. Not shared with 10-bit ADC, but possibly shared with other alternate functions.

9. As a minimum, all timer channels can function as PWM or Input Capture and Output Control. Refer to the eMIOS section of the device reference manual for information on the channel configuration and functions.

10. CAN Sampler also included that allows ID of CAN message to be captured when in low power mode.

11. STCU controls MBIST activation and reporting.

12. Estimated I/O count for proposed packages based on multiplexing with peripherals.

11/123

2.3 Functional ports

The functional port pins are listed in *Table 5*.

								Pir	n numbe	ər
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	VO direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PA[0]	PCR[0]	AF0 AF1 AF2 AF3 —	GPIO[0] E0UC[0] CLKOUT E0UC[13] WKPU[19] CAN1RX	SIUL eMIOS_0 MC_CGM eMIOS_0 WKPU FlexCAN_1	/O /O 0 /O 	M/S	Tristate	24	24	G4
PA[1]	PCR[1]	AF0 AF1 AF2 AF3 — —	GPIO[1] E0UC[1] — WKPU[2] CAN3RX NMI[0] ⁽³⁾	SIUL eMIOS_0 — WKPU FlexCAN_3 WKPU	/O /O - 	S	Tristate	19	19	F3
PA[2]	PCR[2]	AF0 AF1 AF2 AF3 —	GPIO[2] E0UC[2] — MA[2] WKPU[3] NMI[1] ⁽³⁾	SIUL eMIOS_0 — ADC_0 WKPU WKPU	I/O I/O — 0 I I	S	Tristate	17	17	F1
PA[3]	PCR[3]	AF0 AF1 AF2 AF3 — —	GPIO[3] E0UC[3] LIN5TX CS4_1 RX_ER_CLK EIRQ[0] ADC1_S[0]	SIUL eMIOS_0 LINFlexD_5 DSPI_1 FEC SIUL ADC_1	I/O I/O O I I I	M/S	Tristate	114	138	G16
PA[4]	PCR[4]	AF0 AF1 AF2 AF3 —	GPIO[4] E0UC[4] — CS0_1 LIN5RX WKPU[9]	SIUL eMIOS_0 — DSPI_1 LINFlexD_5 WKPU	/O /O /O 	S	Tristate	51	61	T2



_

								Pir	n numbe	er
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PB[0]	PCR[16]	AF0 AF1 AF2 AF3	GPIO[16] CAN0TX E0UC[30] LIN0TX	SIUL FlexCAN_0 eMIOS_0 LINFlexD_0	I/O O I/O I	M/S	Tristate	39	39	L3
PB[1]	PCR[17]	AF0 AF1 AF2 — —	GPIO[17] — E0UC[31] LIN0RX WKPU[4] CAN0RX	SIUL — eMIOS_0 LINFlexD_0 WKPU FlexCAN_0	/O 	S	Tristate	40	40	M2
PB[2]	PCR[18]	AF0 AF1 AF2 AF3	GPIO[18] LIN0TX SDA E0UC[30]	SIUL LINFlexD_0 I ² C eMIOS_0	I/O O I/O I/O	M/S	Tristate	176	208	A2
PB[3]	PCR[19]	AF0 AF1 AF2 AF3 —	GPIO[19] E0UC[31] SCL — WKPU[11] LIN0RX	SIUL eMIOS_0 I ² C — WKPU LINFlexD_0	/O /O /O 	S	Tristate	1	1	D4
PB[4]	PCR[20]	AF0 AF1 AF2 AF3 —	GPI[20] — — — ADC0_P[0] ADC1_P[0]	SIUL — — ADC_0 ADC_1	 - 	I	Tristate	88	104	T16
PB[5]	PCR[21]	AF0 AF1 AF2 AF3 —	GPI[21] — — — ADC0_P[1] ADC1_P[1]	SIUL — — — ADC_0 ADC_1	 	I	Tristate	91	107	N13

 Table 5. Functional port pin descriptions (continued)



								Pir	n numbe	er
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PF[1]	PCR[81]	AF0 AF1 AF2 AF3 —	GPIO[81] E0UC[11] CS4_1 — ADC0_S[9]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O I	S	Tristate	64	80	Т6
PF[2]	PCR[82]	AF0 AF1 AF2 AF3 —	GPIO[82] E0UC[12] CS0_2 — ADC0_S[10]	SIUL eMIOS_0 DSPI_2 — ADC_0	/O /O /O 	S	Tristate	65	81	R6
PF[3]	PCR[83]	AF0 AF1 AF2 AF3 —	GPIO[83] E0UC[13] CS1_2 — ADC0_S[11]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O I	S	Tristate	66	82	R7
PF[4]	PCR[84]	AF0 AF1 AF2 AF3 —	GPIO[84] E0UC[14] CS2_2 — ADC0_S[12]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O I	S	Tristate	67	83	R8
PF[5]	PCR[85]	AF0 AF1 AF2 AF3 —	GPIO[85] E0UC[22] CS3_2 — ADC0_S[13]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O I	S	Tristate	68	84	P8
PF[6]	PCR[86]	AF0 AF1 AF2 AF3 —	GPIO[86] E0UC[23] CS1_1 — ADC0_S[14]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O I	S	Tristate	69	85	N8
PF[7]	PCR[87]	AF0 AF1 AF2 AF3 —	GPIO[87] — CS2_1 — ADC0_S[15]	SIUL — DSPI_1 — ADC_0	I/O O I	S	Tristate	70	86	P9

Table 5. Functional port pin descriptions (continued)



-

								Pir	n numbe	ər
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PF[8]	PCR[88]	AF0 AF1 AF2 AF3	GPIO[88] CAN3TX CS4_0 CAN2TX	SIUL FlexCAN_3 DSPI_0 FlexCAN_2	I/O O O O	M/S	Tristate	42	50	N2
PF[9]	PCR[89]	AF0 AF1 AF2 AF3 — —	GPIO[89] E1UC[1] CS5_0 — CAN2RX CAN3RX WKPU[22]	SIUL eMIOS_1 DSPI_0 — FlexCAN_2 FlexCAN_3 WKPU	I/O I/O O I I I I	S	Tristate	41	49	M4
PF[10]	PCR[90]	AF0 AF1 AF2 AF3	GPIO[90] CS1_0 LIN4TX E1UC[2]	SIUL DSPI_0 LINFlexD_4 eMIOS_1	I/O O O I/O	M/S	Tristate	46	54	P2
PF[11]	PCR[91]	AF0 AF1 AF2 AF3 —	GPIO[91] CS2_0 E1UC[3] — LIN4RX WKPU[15]	SIUL DSPI_0 eMIOS_1 — LINFlexD_4 WKPU	I/O O I/O I I	S	Tristate	47	55	R1
PF[12]	PCR[92]	AF0 AF1 AF2 AF3	GPIO[92] E1UC[25] LIN5TX —	SIUL eMIOS_1 LINFlexD_5 —	I/O I/O O	M/S	Tristate	43	51	P1
PF[13]	PCR[93]	AF0 AF1 AF2 AF3 —	GPIO[93] E1UC[26] — LIN5RX WKPU[16]	SIUL eMIOS_1 — LINFlexD_5 WKPU	I/O I/O — I I	S	Tristate	49	57	P3

 Table 5. Functional port pin descriptions (continued)



								Pir	n numbe	er
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
РК[0]	PCR[160]	AF0 AF1 AF2 AF3	GPIO[160] CAN1TX CS2_6 —	SIUL FlexCAN_1 DSPI_6 —	I/O O O	M/S	Tristate	_	62	Т3
PK[1]	PCR[161]	AF0 AF1 AF2 AF3 —	GPIO[161] CS3_6 — — CAN4RX	SIUL DSPI_6 — FlexCAN_4	I/O O — I	M/S	Tristate	_	41	H4
PK[2]	PCR[162]	AF0 AF1 AF2 AF3	GPIO[162] CAN4TX — —	SIUL FlexCAN_4 —	I/O O —	M/S	Tristate	_	42	L4
PK[3]	PCR[163]	AF0 AF1 AF2 AF3 —	GPIO[163] E1UC[0] — CAN5RX LIN8RX	SIUL eMIOS_1 — FlexCAN_5 LINFlexD_8	I/O I/O — I I	M/S	Tristate	_	43	N1
РК[4]	PCR[164]	AF0 AF1 AF2 AF3	GPIO[164] LIN8TX CAN5TX E1UC[1]	SIUL LINFlexD_8 FlexCAN_5 eMIOS_1	I/O O O I/O	M/S	Tristate	_	44	М3
PK[5]	PCR[165]	AF0 AF1 AF2 AF3 —	GPIO[165] — — CAN2RX LIN2RX	SIUL — — FlexCAN_2 LINFlexD_2	I/O — — — — — —	M/S	Tristate	_	45	M5
PK[6]	PCR[166]	AF0 AF1 AF2 AF3	GPIO[166] CAN2TX LIN2TX —	SIUL FlexCAN_2 LINFlexD_2 —	I/O O O	M/S	Tristate	_	46	M6

Table 5. Functional port pin descriptions (continued)



		Tabl	e 5. Functional J	port pin descr	ptions	s (con	tinued)			
								Pir	n numbe	ər
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PK[7]	PCR[167]	AF0 AF1 AF2 AF3 —	GPIO[167] — — CAN3RX LIN3RX	SIUL — — FlexCAN_3 LINFlexD_3	I/O — — — — — —	M/S	Tristate	_	47	M7
PK[8]	PCR[168]	AF0 AF1 AF2 AF3	GPIO[168] CAN3TX LIN3TX —	SIUL FlexCAN_3 LINFlexD_3 —	I/O O O	M/S	Tristate	_	48	M8
PK[9]	PCR[169]	AF0 AF1 AF2 AF3 —	GPIO[169] — — — SIN_4	SIUL — — — DSPI_4	I/O — — — I	M/S	Tristate		197	E8
PK[10]	PCR[170]	AF0 AF1 AF2 AF3	GPIO[170] SOUT_4 —	SIUL DSPI_4 — —	I/O O —	M/S	Tristate	_	198	E7
PK[11]	PCR[171]	AF0 AF1 AF2 AF3	GPIO[171] SCK_4 — —	SIUL DSPI_4 — —	I/O I/O —	M/S	Tristate	_	199	F8
PK[12]	PCR[172]	AF0 AF1 AF2 AF3	GPIO[172] CS0_4 — —	SIUL DSPI_4 — —	I/O I/O —	M/S	Tristate	_	200	G12
PK[13]	PCR[173]	AF0 AF1 AF2 AF3 —	GPIO[173] CS3_6 CS2_7 SCK_1 CAN3RX	SIUL DSPI_6 DSPI_7 DSPI_1 FlexCAN_3	I/O O I/O I	M/S	Tristate		201	H12

Tabl	e 5. Functional	port pin descri	ptions	(con	tinued)	



3 **Electrical Characteristics**

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS_HV}). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

3.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table* 6 are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 6. Parameter classifications

Note: The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.2 NVUSRO register

Portions of the device configuration, such as high voltage supply is controlled via bit values in the Non-Volatile User Options Register (NVUSRO). For a detailed description of the NVUSRO register, see SPC564Bxx and SPC56ECxx Reference Manual.



Cumhal		Deveneeter	Conditions	Va	lue	11
Symbol		Parameter	Conditions	Min	Мах	Unit
V _{RC_CTRL} ⁽²⁾		Base control voltage for external BCP68 NPN device	Relative to V_{DD_LV}	0	V _{DD_LV} + 1	V
V _{SS_ADC}	S R	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V_{SS_HV})	_	V _{SS_HV} - 0.1	V _{SS_HV} + 0.1	v
	s	Voltage on VDD_HV_ADC0	—	-0.3	6.0	
V _{DD_HV_ADC0}	R	with respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A} ⁽³⁾	$V_{DD_HV_A} - 0.3$	V _{DD_HV_A} +0.3	V
M	s	Voltage on VDD_HV_ADC1	—	-0.3	6.0	
V _{DD_HV_} ADC1 (4)	R	with respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A} ²	V _{DD_HV_A} -0.3	V _{DD_HV_A} +0.3	V
V _{IN}	S R	Voltage on any GPIO pin with respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A/HV_B}	V _{DD_HV_A/HV_B} - 0.3	V _{DD_HV_A/HV_B} + 0.3	V
I _{INJPAD}	S R	Injected input current on any pin during overload condition	_	-10	10	
I _{INJSUM}	S R	Absolute sum of all injected input currents during overload condition	_	-50	50	mA
I _{AVGSEG} ⁽⁵⁾	s	Sum of all the static I/O current within a supply	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0		70	mA
'AVGSEG`'	R	segment (V _{DD_HV_A} or V _{DD_HV_B})	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		64	
T _{STORAGE}	S R	Storage temperature	_	-55 ⁽⁶⁾	150	°C

Table 9. Absolute maximum ratings (continued)

1. V_{DD_HV_B} can be independently controlled from V_{DD_HV_A}. These can ramp up or ramp down in any order. Design is robust against any supply order.

2. This voltage is internally generated by the device and no external voltage should be supplied.

3. Both the relative and the fixed conditions must be met. For instance: If $V_{DD_HV_A}$ is 5.9 V, $V_{DD_HV_ADC0}$ maximum value is 6.0 V then, despite the relative condition, the max value is $V_{DD_HV_A} + 0.3 = 6.2$ V.

4. PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from $V_{DD_HV_B}$ domain hence $V_{DD_HV_ADC1}$ should be within ±300 mV of $V_{DD_HV_B}$ when these channels are used for ADC_1.

5. Any temperature beyond 125 °C should limit the current to 50 mA (max).

6. This is the storage temperature for the flash memory.

Note: Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ($V_{IN} > V_{DD-HV_A/HV_B}$ or $V_{IN} < V_{SS_HV}$), the voltage on pins with respect to ground (V_{SS_HV}) must not exceed the recommended values.



Sun	Symbol		Parameter		Conditions ^{(1),(2)}		Value			
Symbol		С	Farameter				Тур	Max	Unit	
		Ρ			l _{OL} = 3 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	_	0.1V _{DD}		
V _{OL}		С	SLOW	Push Pull	I _{OL} = 3 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽³⁾	_	_	0.1V _{DD}	V	
		Ρ			I _{OL} = 1.5 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	-	0.5		

Table 16. SLOW configuration output buffer electrical characteristics	(continued)
Table 10. OLOW configuration output burier cicculcal characteristics	(continucu)

1. V_{DD} = 3.3 V \pm 10 % / 5.0 V \pm 10 %, T_A = –40 to 125 °C, unless otherwise specified.

2. V_{DD} as mentioned in the table is $V_{DD_HV_A}\!/\!V_{DD_HV_B}.$

 The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Symbol		с	Parameter		onditions ⁽¹⁾ , ⁽²⁾		Unit		
Syn	Symbol		Faidilletei		Julions 7, 9	Min	Тур	Max	Unit
		С			$I_{OH} = -3 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	0.8V _{DD}	_	_	
V _{OH} CC	сс	С	Output high level MEDIUM configuration	Push Pull	$I_{OH} = -1.5 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^{(3)}$	0.8V _{DD}	_		V
		С			I _{OH} = −2 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	V _{DD} - 0.8	_		
		С		Push Pull	$I_{OL} = 3 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	_	0.2V _{DD}	
V _{OL}	сс	С	Output low level MEDIUM configuration		$I_{OL} = 1.5 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^{(3)}$		_	0.1V _{DD}	V
		С			I _{OL} = 2 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	0.5	

Table 17. MEDIUM configuration output buffer electrical characteristics

1. V_{DD} = 3.3 V ± 10 % / 5.0 V ± 10 %, T_A = -40 to 125 °C, unless otherwise specified.

2. V_{DD} as mentioned in the table is $V_{DD_{-}HV_{-}A}/V_{DD_{-}HV_{-}B}$.

 The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.



Cumhal		~	Devenuetor	Conditions ⁽¹⁾		Value ⁽²⁾		11
Symbol		С	Parameter	Conditions	Min	Тур	Max	Unit
I _{MREG}	S R		Main regulator current provided to V_{DD_LV} domain	—	_	_	350	mA
	С	D	Main regulator module current	I _{MREG} = 200 mA	_		2	mA
IMREGINT	С		consumption	I _{MREG} = 0 mA	_		1	
V _{LPREG}	C C	Ρ	Low power regulator output voltage	After trimming T _A = 25 °C	1.17	1.27	1.32	V
I _{LPREG}	S R		Low power regulator current provided to V _{DD_LV} domain	_	_	_	50	mA
L	С	D	Low power regulator module	I _{LPREG} = 15 mA; T _A = 55 °C	_	_	600	μA
I _{LPREGINT}	С			I _{LPREG} = 0 mA; T _A = 55 °C	_	20	_	μΛ
I _{VREGREF}	с с	D	Main LVDs and reference current consumption (low power and main regulator switched off)	T _A = 55 °C	_	2	_	μΑ
I _{VREDLVD12}	C C	D	Main LVD current consumption (switch-off during standby)	T _A = 55 °C	_	1	_	μA
I _{DD_HV_A}	C C	D	In-rush current on V _{DD_BV} during power-up	_	_	_	600 (3)	mA

Table 23. Voltage regulator electrical characteristics (continued)

1. $V_{DD_HV_A} = 3.3 \text{ V} \pm 10 \% / 5.0 \text{ V} \pm 10 \%$, $T_A = -40$ to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Inrush current is seen more like steps of 600 mA peak. The startup of the regulator happens in steps of 50 mV in ~25 steps to reach ~1.2 V V_{DD_LV} . Each step peak current is within 600 mA

3.8.3 Voltage monitor electrical characteristics

The device implements a Power-on Reset module to ensure correct power-up initialization, as well as four low voltage detectors to monitor the $V_{DD_HV_A}$ and the V_{DD_LV} voltage while device is supplied:

- POR monitors V_{DD_HV_A} during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V_{DD_HV_A} to ensure device is reset below minimum functional supply
- LVDHV5 monitors $V_{DD_HV_A}$ when application uses device in the 5.0 V±10 % range
- LVDLVCOR monitors power domain No. 1 (PD1)
- LVDLVBKP monitors power domain No. 0 (PD0). VDD_LV is same as PD0 supply.

Note: When enabled, PD2 (RAM retention) is monitored through LVD_DIGBKP.



In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being CS and Cp₂ substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1MHz, with CS+Cp₂ equal to 3pF, a resistance of 330K Ω is obtained (Reqiv = 1 / (fc*(CS+Cp₂)), where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on CS+Cp₂) and the sum of R_S + R_F, the external circuit must be designed to respect the following relation

Equation 4

$$V_{A} \bullet \frac{R_{S} + R_{F}}{R_{EO}} < \frac{1}{2}LSB$$

The formula above provides a constraint for external network design, in particular on resistive path.




Figure 16. Input equivalent circuit (precise channels)







Figure 17. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} initially charged at the source voltage V_A (refer to the equivalent circuit reported in *Figure 16*): when the sampling phase is started (A/D switch close), a charge sharing phenomena is installed.





In particular two different transient periods can be distinguished:

• A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

Equation 5

$$\tau_1 = (\mathbf{R}_{SW} + \mathbf{R}_{AD}) \bullet \frac{\mathbf{C}_{\mathbf{P}} \bullet \mathbf{C}_{S}}{\mathbf{C}_{\mathbf{P}} + \mathbf{C}_{S}}$$







Figure 20. ADC_1 characteristic and error definitions



Figure 23. MII async inputs timing diagram



3.18.4 MII Serial Management Channel Timing (MDIO and MDC)

The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Spec	Characteristic	Min	Max	Unit
M10	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	—	ns
M11	MDC falling edge to MDIO output valid (max prop delay)	—	25	ns
M12	MDIO (input) to MDC rising edge setup	28	—	ns
M13	MDIO (input) to MDC rising edge hold	0	—	ns
M14	MDC pulse width high	40%	60%	MDC period
M15	MDC pulse width low	40%	60%	MDC period

Table 48. MII serial management channel timing⁽¹⁾

1. Output pads configured with SRE = 0b11.




Figure 24. MII serial management channel timing diagram



3.19 On-chip peripherals

3.19.1 Current consumption

Table 49. On-chip peripherals current consumption⁽¹⁾

Symbol		с	Parameter	Conditions		Value ⁽²⁾	Unit					
			Parameter Conditions		Тур	Onic						
				500 Kbps	Total (static +	$7.652 \times f_{periph} + 84.73$						
I _{DD_HV_} (CAN)	сс	D	CAN (FlexCAN) supply current on V _{DD_HV_A}	125 Kbps	dynamic) consumption: FlexCAN in loop-back mode XTAL@8 MHz used as CAN engine clock source Message sending period is 580 µs	8.0743 × f _{periph} + 26.757						
	сс	D	eMIOS supply	Static consumption: eMIOS channel OFF Global prescaler enabled		$28.7 \times f_{periph}$	μA					
^I DD_HV_A(eMIOS)			current on V _{DD_HV_A}	Dynamic consumption: It does not change varying the frequency (0.003 mA)		3						
I _{DD_HV_} A(SCI)	сс	D	SCI (LINFlex) supply current on V _{DD_HV_A}	Total (static + dynamic) consumption: LIN mode Baudrate: 20 Kbps		4.7804 × f _{periph} + 30.946						
				Ballast static consumption (only clocked)		1						
I _{DD_HV_} A(SPI)	сс	D	SPI (DSPI) supply current on V _{DD_HV_A}	Ballast dynamic consumption (continuous communication): Baudrate: 2 Mbit Transmission every 8 µs Frame: 16 bits		$16.3 \times f_{periph}$						
		CC D						ADC supply	V _{DD} = 5.5 V	Ballast static consumption (no conversion)	$0.0409 \times f_{periph}$	
I _{DD_HV_} A(ADC)	СС			V _{DD} = 5.5 V	Ballast dynamic consumption (continuous conversion)	$0.0049 \times f_{periph}$	mA					



Symbol		с	Parameter	Con	ditions	Value ⁽²⁾	Unit
Symbol		C	Farameter	Conditions		Тур	Unit
			ADC_0 supply current on V _{DD_HV_ADC0}		Analog static consumption (no conversion)	200	μA
IDD_HV_ADC0	сс	D		V _{DD} = 5.5 V	Analog dynamic consumption (continuous conversion)	4	mA
	сс	; D	ADC_1 supply current on V _{DD_HV_ADC1}	V _{DD} = 5.5 V	Analog static consumption (no conversion)	300	μA
IDD_HV_ADC1				V _{DD} = 5.5 V	Analog dynamic consumption (continuous conversion)	6	mA
I _{DD_HV} (FLASH)	сс	D	CFlash + DFlash supply current on V _{DD_HV_ADC}	V _{DD} = 5.5 V	_	13.25	mA
I _{DD_HV(PLL)}	сс	D	PLL supply current on V _{DD_HV}	V _{DD} = 5.5 V	_	$0.0031 \times f_{periph}$	

Table 49. On-chip peripherals current consumption⁽¹⁾

1. Operating conditions: $T_A = 25 \text{ °C}$, $f_{periph} = 8 \text{ MHz}$ to 120 MHz.

2. f_{periph} is in absolute value.

3.19.2 DSPI characteristics

Table 50. DSPI timing

Spec	Characteristic	Symbol	Val	Unit	
Spec	Characteristic	Symbol	Min	Max	Onic
1	DSPI Cycle Time	^t scк	Refer note ⁽¹⁾	—	ns
_	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->0	Δt_{CSC}	_	115	ns
—	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->1	Δt_{ASC}	15	_	ns
2	CS to SCK Delay ⁽²⁾	t _{CSC}	7	—	ns
3	After SCK Delay ⁽³⁾	t _{ASC}	15	—	ns
4	SCK Duty Cycle	t _{SDC}	$0.4 imes t_{SCK}$	$0.6 imes t_{SCK}$	ns







Figure 31. DSPI modified transfer format timing-slave, CPHA = 0

Figure 32. DSPI modified transfer format timing–slave, CPHA = 1



57

Ref	mm						
iter	Min	Тур	Мах				
A	1.210		1.700				
A1	0.300						
A2		0.300					
A4			0.800				
b	0.400	0.500	0.600				
D	16.800	17.000	17.200				
D1		15.000					
E	16.800	17.000	17.200				
E1		15.000					
e	0.900	1.000	1.100				
Z	0.750	1.000	1.250				
ddd			0.200				

Note: The package is designed according to the JEDEC standard No 95-1 Section 14 dedicated to Ball Grid Array Package Design Guide.



Revision history

Table 57 summarizes revisions to this document.

Date	Revision	Table 57. Revision history Changes
01-Jun-2010	1	Initial Release
17-Dec-2010	2	 Editing and formatting updates throughout the document. Updated Voltage regulator capacitance connection figure. Added a new sub-section "V_{DD_BV} Options" Program and erase specifications: Updated Tdwprogram TYP to 22 us Updated T128Kpperase Max to 5000 ms Added t_{ESUS} parameter Added recommendation in the Voltage regulator electrical characteristics section. Added row sections - Pad types, System pins and functional ports Updated TYP numbers in the Flash program and erase specifications table Added a new table: Program and erase specifications (Data Flash) Flash read access timing table: Added Data flash memory numbers Flash power supply DC electrical characteristics table: Updated IDFREAD and IDFMOD values for Data flash, Removed IDFLPW parameter Updated feature list. SPC564Bxx and SPC56ECxx family comparison table: Updated ADC channels and added ADC footnotes. SPC564Bxx and SPC56ECxx series block summary: Added new blocks. Functional Port Pin Descriptions table: Added OSC32k_XTAL and OSC32k_EXTAL function at PB8 and PB9 port pins. Electrical Characteristics: Replaced VSS with VSS_HV throughout the section. Absolute maximum ratings, Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V) tables: VRC_CTRL min is updated to "0". Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V) tables: VRC_DTRL min is updated to "0". Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V) tables: Updated footnotes tables. LQFP thermal characteristics section: Added numbers for LQFP packages. Low voltage power domain electrical characteristics table: Clarified footnotes based upon review comments. Code flash memory—Program and erase specifications: Updated tESRT to 20 ms. ADC electrical characteristics section:

Table	57.	Revision	historv
IUNIO	••••		

