



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	e200z4d
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	147
Program Memory Size	1.5MB (1.5M × 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 27x10b, 5x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc564b64l7c8e0x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Revision history	у	118
-------------------------	---	-----



1 Introduction

1.1 Document Overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the SPC564Bxx and SPC56ECxx device. To ensure a complete understanding of the device functionality, refer also to the SPC564Bxx and SPC56ECxx Reference Manual.

1.2 Description

The SPC564Bxx and SPC56ECxx is a new family of next generation microcontrollers built on the Power Architecture embedded category. This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device.

The SPC564Bxx and SPC56ECxx family expands the range of the SPC560B microcontroller family. It provides the scalability needed to implement platform approaches and delivers the performance required by increasingly sophisticated software architectures. The advanced and cost-efficient host processor core of the SPC564Bxx and SPC56ECxx automotive controller family complies with the Power Architecture embedded category, which is 100 percent user-mode compatible with the original Power Architecture user instruction set architecture (UISA). It operates at speeds of up to 120 MHz and offers high performance processing optimized for low power consumption. It also capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.



2.3 Functional ports

The functional port pins are listed in *Table 5*.

								Pir	n numbe	ər
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	VO direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PA[0]	PCR[0]	AF0 AF1 AF2 AF3 —	GPIO[0] E0UC[0] CLKOUT E0UC[13] WKPU[19] CAN1RX	SIUL eMIOS_0 MC_CGM eMIOS_0 WKPU FlexCAN_1	/O /O 0 /O 	M/S	Tristate	24	24	G4
PA[1]	PCR[1]	AF0 AF1 AF2 AF3 — —	GPIO[1] E0UC[1] — WKPU[2] CAN3RX NMI[0] ⁽³⁾	SIUL eMIOS_0 — WKPU FlexCAN_3 WKPU	/O /O - 	S	Tristate	19	19	F3
PA[2]	PCR[2]	AF0 AF1 AF2 AF3 —	GPIO[2] E0UC[2] — MA[2] WKPU[3] NMI[1] ⁽³⁾	SIUL eMIOS_0 — ADC_0 WKPU WKPU	I/O I/O — 0 I I	S	Tristate	17	17	F1
PA[3]	PCR[3]	AF0 AF1 AF2 AF3 — —	GPIO[3] E0UC[3] LIN5TX CS4_1 RX_ER_CLK EIRQ[0] ADC1_S[0]	SIUL eMIOS_0 LINFlexD_5 DSPI_1 FEC SIUL ADC_1	I/O I/O O I I I	M/S	Tristate	114	138	G16
PA[4]	PCR[4]	AF0 AF1 AF2 AF3 —	GPIO[4] E0UC[4] — CS0_1 LIN5RX WKPU[9]	SIUL eMIOS_0 — DSPI_1 LINFlexD_5 WKPU	/O /O /O 	S	Tristate	51	61	T2



DocID17478 Rev 9

-

								Pin number			
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256	
PF[8]	PCR[88]	AF0 AF1 AF2 AF3	GPIO[88] CAN3TX CS4_0 CAN2TX	SIUL FlexCAN_3 DSPI_0 FlexCAN_2	I/O O O O	M/S	Tristate	42	50	N2	
PF[9]	PCR[89]	AF0 AF1 AF2 AF3 — —	GPIO[89] E1UC[1] CS5_0 — CAN2RX CAN3RX WKPU[22]	SIUL eMIOS_1 DSPI_0 — FlexCAN_2 FlexCAN_3 WKPU	I/O I/O O I I I I	S	Tristate	41	49	M4	
PF[10]	PCR[90]	AF0 AF1 AF2 AF3	GPIO[90] CS1_0 LIN4TX E1UC[2]	SIUL DSPI_0 LINFlexD_4 eMIOS_1	I/O O O I/O	M/S	Tristate	46	54	P2	
PF[11]	PCR[91]	AF0 AF1 AF2 AF3 —	GPIO[91] CS2_0 E1UC[3] — LIN4RX WKPU[15]	SIUL DSPI_0 eMIOS_1 — LINFlexD_4 WKPU	I/O O I/O I I	S	Tristate	47	55	R1	
PF[12]	PCR[92]	AF0 AF1 AF2 AF3	GPIO[92] E1UC[25] LIN5TX —	SIUL eMIOS_1 LINFlexD_5 —	I/O I/O O	M/S	Tristate	43	51	P1	
PF[13]	PCR[93]	AF0 AF1 AF2 AF3 —	GPIO[93] E1UC[26] — LIN5RX WKPU[16]	SIUL eMIOS_1 — LINFlexD_5 WKPU	I/O I/O — I I	S	Tristate	49	57	P3	

 Table 5. Functional port pin descriptions (continued)



								Pir	n numbe	ər
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PG[10]	PCR[106]	AF0 AF1 AF2 AF3 —	GPIO[106] E0UC[24] E1UC[31] — SIN_4	SIUL eMIOS_0 eMIOS_1 — DSPI_4	/O /O /O 	S	Tristate	138	162	B13
PG[11]	PCR[107]	AF0 AF1 AF2 AF3	GPIO[107] E0UC[25] CS0_4 CS0_6	SIUL eMIOS_0 DSPI_4 DSPI_6	I/O I/O I/O I/O	M/S	Tristate	139	163	A16
PG[12]	PCR[108]	AF0 AF1 AF2 AF3 ALT4	GPIO[108] E0UC[26] SOUT_4 — TXD[2]	SIUL eMIOS_0 DSPI_4 — FEC	I/O I/O O O	M/S	Tristate	116	140	F15
PG[13]	PCR[109]	AF0 AF1 AF2 AF3 ALT4	GPIO[109] E0UC[27] SCK_4 — TXD[3]	SIUL eMIOS_0 DSPI_4 — FEC	/O /O /O 	M/S	Tristate	115	139	F16
PG[14]	PCR[110]	AF0 AF1 AF2 AF3 —	GPIO[110] E1UC[0] LIN8TX — SIN_6	SIUL eMIOS_1 LINFlexD_8 — DSPI_6	I/O I/O O I	S	Tristate	134	158	C13
PG[15]	PCR[111]	AF0 AF1 AF2 AF3 —	GPIO[111] E1UC[1] SOUT_6 — LIN8RX	SIUL eMIOS_1 DSPI_6 — LINFlexD_8	I/O I/O O I	M/S	Tristate	135	159	D13
PH[0]	PCR[112]	AF0 AF1 AF2 AF3 ALT4 —	GPIO[112] E1UC[2] — TXD[1] SIN_1	SIUL eMIOS_1 — FEC DSPI_1	I/O I/O 0 I	M/S	Tristate	117	141	E15

Table 5. Functional port pin descriptions (continued)



Table 5. Functional port pin descriptions (continued)										
								Pir	n numbe	er
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PI[0]	PCR[128]	AF0 AF1 AF2 AF3	GPIO[128] E0UC[28] LIN8TX —	SIUL eMIOS_0 LINFlexD_8 —	I/O I/O O	S	Tristate	172	196	C5
PI[1]	PCR[129]	AF0 AF1 AF2 AF3 —	GPIO[129] E0UC[29] — — WKPU[24] LIN8RX	SIUL eMIOS_0 — — WKPU LINFlexD_8	I/O I/O — I I	S	Tristate	171	195	A4
PI[2]	PCR[130]	AF0 AF1 AF2 AF3	GPIO[130] E0UC[30] LIN9TX —	SIUL eMIOS_0 LINFlexD_9 —	I/O I/O O	S	Tristate	170	194	D6
PI[3]	PCR[131]	AF0 AF1 AF2 AF3 —	GPIO[131] E0UC[31] — — WKPU[23] LIN9RX	SIUL eMIOS_0 — — WKPU LINFlexD_9	/O /O 	S	Tristate	169	193	B5
PI[4]	PCR[132]	AF0 AF1 AF2 AF3	GPIO[132] E1UC[28] SOUT_4 —	SIUL eMIOS_1 DSPI_4 —	I/O I/O O	M/S	Tristate	143	167	A12
PI[5]	PCR[133]	AF0 AF1 AF2 AF3 ALT4	GPIO[133] E1UC[29] SCK_4 CS2_5 CS2_6	SIUL eMIOS_1 DSPI_4 DSPI_5 DSPI_6	I/O I/O I/O O	M/S	Tristate	142	166	D12
PI[6]	PCR[134]	AF0 AF1 AF2 AF3 ALT4	GPIO[134] E1UC[30] CS0_4 CS0_5 CS0_6	SIUL eMIOS_1 DSPI_4 DSPI_5 DSPI_6	I/O I/O I/O I/O	S	Tristate	11	11	D2

Tabl	e 5. Functional	port pin descri	ptions	(con	tinued)	



								Pir	n numbe	er
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PI[13]	PCR[141]	AF0 AF1 AF2 AF3 —	GPIO[141] CS1_3 CS1_2 — ADC0_S[21]	SIUL DSPI_3 DSPI_2 — ADC_0	I/O O O I	S	Tristate	113	137	G14
PI[14]	PCR[142]	AF0 AF1 AF2 AF3 —	GPIO[142] — — ADC0_S[22] SIN_4	SIUL — — ADC_0 DSPI_4	I/O — — — I I	S	Tristate	76	92	T12
PI[15]	PCR[143]	AF0 AF1 AF2 AF3 —	GPIO[143] CS0_4 CS2_2 — ADC0_S[23]	SIUL DSPI_4 DSPI_2 — ADC_0	I/O I/O O I	S	Tristate	75	91	P11
PJ[0]	PCR[144]	AF0 AF1 AF2 AF3 —	GPIO[144] CS1_4 CS3_2 — ADC0_S[24]	SIUL DSPI_4 DSPI_2 — ADC_0	I/O O — I	S	Tristate	74	90	R11
PJ[1]	PCR[145]	AF0 AF1 AF2 AF3 —	GPIO[145] — — — ADC0_S[25] SIN_5	SIUL — — ADC_0 DSPI_5	I/O — — — I I	S	Tristate	73	89	N10
PJ[2]	PCR[146]	AF0 AF1 AF2 AF3 —	GPIO[146] CS0_5 CS0_6 CS0_7 ADC0_S[26]	SIUL DSPI_5 DSPI_6 DSPI_7 ADC_0	/O /O /O /O 	S	Tristate	72	88	R10

 Table 5. Functional port pin descriptions (continued)



								Pir	n numbe	ər
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PL[6]	PCR[182]	AF0 AF1 AF2 AF3	GPIO[182] — MDO4 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	_	_	K5
PL[7]	PCR[183]	AF0 AF1 AF2 AF3	GPIO[183] — MDO5 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	_	_	L5
PL[8]	PCR[184]	AF0 AF1 AF2 AF3 —	GPIO[184] — — — EVTI	SIUL — — — Nexus	I/O — — — I	S	Pull-up			M9
PL[9]	PCR[185]	AF0 AF1 AF2 AF3	GPIO[185] — MSEO —	SIUL — Nexus —	I/O — O —	M/S	Tristate		_	M10
PL[10]	PCR[186]	AF0 AF1 AF2 AF3	GPIO[186] — MCKO —	SIUL — Nexus —	I/O — O —	F/S	Tristate	_	_	M11
PL[11]	PCR[187]	AF0 AF1 AF2 AF3	GPIO[187] — — —	SIUL — — —	I/O — —	M/S	Tristate	_	_	M12
PL[12]	PCR[188]	AF0 AF1 AF2 AF3	GPIO[188] — EVTO —	SIUL — Nexus —	I/O — O —	M/S	Tristate	_	_	F11
PL[13]	PCR[189]	AF0 AF1 AF2 AF3	GPIO[189] — MDO6 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	_	_	F10

 Table 5. Functional port pin descriptions (continued)



Cumhal		Devenuetor	Conditions	Val	ue	11
Symbol		Parameter	Conditions	Min	Max	Unit
			—	4.5	5.5	
V _{DD_HV_ADC0}	S	Voltage on VDD_HV_ADC0 with	Voltage drop ⁽²⁾	3.0	5.5	v
(3)	R	respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A} ⁽⁶⁾	V _{DD_HV_A} - 0.1	V _{DD_HV_A} + 0.1	
			_	4.5	5.5	
V _{DD_HV_ADC1}	S	Voltage on VDD_HV_ADC1 with	Voltage drop ⁽²⁾	3.0	5.5	v
	R	respect to ground (V _{SS_HV})	Relative to $V_{DD_HV_A}^{(6)}$	V _{DD_HV_A} - 0.1	V _{DD_HV_A} + 0.1	
	s	Voltage on any GPIO pin with		V _{SS_HV} -0.1		
V _{IN}	R	respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A/HV_B}	_	V _{DD_HV_A/HV_B} + 0.1	V
I _{INJPAD}	S R	Injected input current on any pin during overload condition	_	-5	5	
I _{INJSUM}	S R	Absolute sum of all injected input currents during overload — condition		-50	50	mA
TV _{DD}	s	V _{DD_HV_A} slope to ensure correct	—	—	0.5	V/µs
I V DD	R	power up ⁽⁸⁾	—	0.5	—	V/min
T _{A C-Grade} Part	S R	Ambient temperature under bias	_	-40	85	
T _{J C-Grade} Part	S R	Junction temperature under bias	_	-40	110	
T _{A V-Grade} Part	S R	Ambient temperature under bias	_	-40	105	0°
T _{J V-Grade Part}	S R	Junction temperature under bias	—	-40	130	
T _{A M-Grade Part}	S R	Ambient temperature under bias	_	-40	125	
T _{J M} -Grade Part	S R	Junction temperature under bias	—	-40	150	

Table 11. Recommended of	perating conditions	(5 0 V)	(continued)
	peraling conditions	(J.U V)	(continueu)

1. 100 nF EMI capacitance need to be provided between each VDD/VSS_HV pair.

 Full device operation is guaranteed by design from 3.0 V–5.5 V. OSC functionality is guaranteed from the entire range 3.0V–5.5 V, the parametrics measured are at 3.0V and 5.5V (extreme voltage ranges to cover the range of operation). The parametrics might have some variation in the intermediate voltage range, but there is no impact to functionality.

 100 nF EMI capacitance needs to be provided between each VDD_LV/VSS_LV supply pair. 10 µF bulk capacitance needs to be provided as CREG on each VDD_LV pin.

4. This voltage is internally generated by the device and no external voltage should be supplied.

5. 100 nF capacitance needs to be provided between $V_{DD_HV_(ADC0/ADC1)}/V_{SS_HV_(ADC0/ADC1)}$ pair.

6. Both the relative and the fixed conditions must be met. For instance: If $V_{DD_HV_A}$ is 5.9 V, $V_{DD_HV_ADC0}$ maximum value is 6.0 V then, despite the relative condition, the max value is $V_{DD_HV_A} + 0.3 = 6.2$ V.

 PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from V_{DD_HV_B} domain hence VDD_HV_ADC1 should be within ±100 mV of V_{DD_HV_B} when these channels are used for ADC_1.



The internal voltage regulator requires external bulk capacitance (C_{REGn}) to be connected to the device to provide a stable low voltage digital supply to the device. Also required for stability is the C_{DEC2} capacitor at ballast collector. This is needed to minimize sharp injection current when ballast is turning ON. Apart from the bulk capacitance, user should connect EMI/decoupling cap (C_{REGP}) at each V_{DD_LV}/V_{SS_LV} pin pair.

3.8.1.1 Recommendations

- The external NPN driver must be BCP68 type.
- V_{DD_LV} should be implemented as a power plane from the emitter of the ballast transistor.
- 10 μF capacitors should be connected to the 4 pins closest to the outside of the package and should be evenly distributed around the package. For BGA packages, the balls should be used are D8, H14, R9, J3–one cap on each side of package.
 - There should be a track direct from the capacitor to this pin (pin also connects to $V_{DD LV}$ plane). The tracks ESR should be less than 100 m Ω .
 - The remaining $V_{DD_{LV}}$ pins (exact number will vary with package) should be decoupled with 0.1 μ F caps, connected to the pin as per 10 μ F.

(see Section 3.4: Recommended operating conditions).

3.8.2 V_{DD BV} options

Option 1: V_{DD_BV} shared with V_{DD_HV_A}

 V_{DD_BV} must be star routed from $V_{DD_HV_A}$ from the common source. This is to eliminate ballast noise injection on the MCU.

• Option 2: V_{DD BV} independent of the MCU supply

 V_{DD_BV} > 2.6 V for correct functionality. The device is not monitoring this supply hence the external component must meet the 2.6 V criteria through external monitoring if required.

Symbol C		c	Parameter	Conditions ⁽¹⁾		Value ⁽²⁾		Unit
		r ai ainetei	Conditions	Min	Тур	Мах	- Unit μF W nF	
C _{REGn}	S R	_	External ballast stability capacitance	_	40	_	60	μF
R _{REG}	S R		Stability capacitor equivalent serial resistance	_			0.2	W
C _{REGP}	S R		Decoupling capacitance (Close to the pin)	V _{DD_HV_A/HV_B} /V _{SS_HV} pair		100	_	nF
				V _{DD_LV} /V _{SS_LV} pair		100	—	nF
C _{DEC2}	S R		Stability capacitance regulator supply (Close to the ballast collector)	V _{DD_BV} /V _{SS_HV}	10		40	μF
V _{MREG}	C C	Ρ	Main regulator output voltage	After trimming T _A = 25 °C	1.20	1.28	1.32	V

Table 23. Voltage regulator electrical characteristics



Cumhal		~	Devenuetor	Conditions ⁽¹⁾		Value ⁽²⁾		11
Symbol C		С	Parameter	Conditions	Min	Тур	Max	Unit
I _{MREG}	S R		Main regulator current provided to V_{DD_LV} domain	—	_	_	350	mA
I _{MREGINT} C D		П	Main regulator module current	I _{MREG} = 200 mA	_		2	mA
			consumption	I _{MREG} = 0 mA	_		1	
V _{LPREG}	C C	Ρ	Low power regulator output voltage	After trimming T _A = 25 °C	1.17	1.27	1.32	V
I _{LPREG}	S R		Low power regulator current provided to V _{DD_LV} domain	_	_	_	50	mA
L	С	D	Low power regulator module	I _{LPREG} = 15 mA; T _A = 55 °C	_	_	600	
I _{LPREGINT}	С	—	current consumption	I _{LPREG} = 0 mA; T _A = 55 °C	_	20	_	μA
I _{VREGREF}	с с	D	Main LVDs and reference current consumption (low power and main regulator switched off)	T _A = 55 °C	_	2	_	μΑ
I _{VREDLVD12}	C C	D	Main LVD current consumption (switch-off during standby)	T _A = 55 °C	_	1	_	μA
I _{DD_HV_A}	C C	D	In-rush current on V _{DD_BV} during power-up	_	_	_	600 (3)	mA

Table 23. Voltage regulator electrical characteristics (continued)

1. $V_{DD_HV_A} = 3.3 \text{ V} \pm 10 \% / 5.0 \text{ V} \pm 10 \%$, $T_A = -40$ to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Inrush current is seen more like steps of 600 mA peak. The startup of the regulator happens in steps of 50 mV in ~25 steps to reach ~1.2 V V_{DD_LV} . Each step peak current is within 600 mA

3.8.3 Voltage monitor electrical characteristics

The device implements a Power-on Reset module to ensure correct power-up initialization, as well as four low voltage detectors to monitor the $V_{DD_HV_A}$ and the V_{DD_LV} voltage while device is supplied:

- POR monitors V_{DD_HV_A} during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V_{DD_HV_A} to ensure device is reset below minimum functional supply
- LVDHV5 monitors $V_{DD_HV_A}$ when application uses device in the 5.0 V±10 % range
- LVDLVCOR monitors power domain No. 1 (PD1)
- LVDLVBKP monitors power domain No. 0 (PD0). VDD_LV is same as PD0 supply.

Note: When enabled, PD2 (RAM retention) is monitored through LVD_DIGBKP.



- 9. Subject to change, Configuration: 1 × e200z4d + 4 kbit/s Cache, 1 × e200z0h (1/2 system frequency), CSE, 1 × eDMA (10 ch.), 6 × FlexCAN (4 × 500 kbit/s, 2 × 125 kbit/s), 4 × LINFlexD (20 kbit/s), 6 × DSPI (2 × 2 Mbit/s, 3 × 4 Mbit/s, 1 × 10 Mbit/s), 16 × Timed I/O, 16 × ADC Input, 1 × FlexRay (2 ch., 10 Mbit/s), 1 × FEC (100 Mbit/s), 1 × RTC, 4 PIT channels, 1 × SWT, 1 × STM. For lower pin count packages reduce the amount of timed I/O's and ADC channels. RUN current measured with typical application with accesses on both code flash and RAM.
- 10. This value is obtained from limited sample set.
- 11. Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz ON. 16 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but no reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2 ON (clocked but no reception or transmission), instance: 3-9 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]-PA[11] and PC[12]-PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication, instance: 1-7 clocks gated). RTC/API ON. PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.
- 12. Only for the "P" classification: No clock, FIRC 16 MHz OFF, SIRC128 kHz ON, PLL OFF, HPvreg OFF, LPVreg ON. All possible peripherals off and clock gated. Flash in power down mode.
- Only for the "P" classification: LPreg ON, HPVreg OFF, 96 KB RAM ON, device configured for minimum consumption, all
 possible modules switched-off. Measurement condition assumes T_i = Ta.
- LPreg ON, HPVreg OFF, 64 KB RAM ON, device configured for minimum consumption, all possible modules switched-off. Measurement condition assumes T_i = Ta.
- LPreg ON, HPVreg OFF, 8 KB RAM ON, device configured for minimum consumption, all possible modules switched OFF. Measurement condition assumes T_i = Ta.

3.10 Flash memory electrical characteristics

3.10.1 Program/Erase characteristics

Table 26 shows the code flash memory program and erase characteristics.

					Valu	ue		
Symbol	Symbol C Parameter		Min	Typ ⁽¹⁾	Initial max ⁽²⁾	Max ⁽³⁾	Unit	
T _{dwprogram}			Double word (64 bits) program time ⁽⁴⁾	_	18	50	500	μs
T _{16Kpperase}		с	16 KB block pre-program and erase time	_	200	500	5000	ms
T _{32Kpperase}		C	32 KB block pre-program and erase time	—	300	600	5000	ms
T _{128Kpperase}	с		128 KB block pre-program and erase time	_	600	1300	5000	ms
T _{eslat}	С	D	Erase Suspend Latency	_		30	30	μs
t _{ESRT} ⁽⁵⁾		С	Erase Suspend Request Rate	20	_		_	ms
t _{PABT}		D	Program Abort Latency	_	_	10	10	μs
t _{EAPT}		D	Erase Abort Latency	_	_	30	30	μs

Table 26. Code flash memory—Program and erase specifications

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

4. Actual hardware programming times. This does not include software overhead.

5. It is Time between erase suspend resume and the next erase suspend request.

Table 27 shows the data flash memory program and erase characteristics.



3.11.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC61967-1 standard, which specifies the general conditions for EMI measurements.

Symb	Symbol C Para		Parameter	Condition	•		Value		Unit	
Synib	UI	C	Farameter	Conditions		Min	Тур	Max	Unit	
_	S R	_	Scan range	—		0.150		1000	MHz	
f _{CPU}	S R	_	Operating frequency	—		_	120	_	MHz	
V _{DD_LV}	S R	_	LV operating voltages	_		_	1.28		V	
6	С	т	Peak level	V _{DD} = 5 V, T _A = 25 °C, LQFP176 package Test conforming to IEC	No PLL frequency modulation	_	_	18	dBµV	
S _{EMI} C	С	1	ר כמג ופעפו	61967-2, f _{OSC} = 40 MHz/f _{CPU} = 120 MHz	± 2% PLL frequency modulation	_	_	14 ⁽³⁾	MHz V	

Table 32. EMI radiated emission measurement	32. EMI radiated emission measureme	nt ⁽¹⁾⁽²	2)
---	-------------------------------------	---------------------	----

1. EMI testing and I/O port waveforms per IEC 61967-1, -2, -4.

2. For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

3. All values need to be confirmed during device validation.

3.11.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

3.11.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard. For more details, refer to the application note *Electrostatic Discharge Sensitivity Measurement* (AN1181).

Symbol	Ratings Conditions		Class	Max value ⁽³⁾	Unit					
V _{ESD(HBM)}	Electrostatic discharge voltage (Human Body Model)	T _A = 25 °C conforming to AEC-Q100-002	H1C	2000						
V _{ESD(MM)}	Electrostatic discharge voltage (Machine Model)	T _A = 25 °C conforming to AEC-Q100-003	M2	200	V					
	Electrostatic discharge voltage	T _A = 25 °C		500						
V _{ESD(CDM)}	(Charged Device Model)	conforming to AEC-Q100-011	C3A	750 (corners)						

Table 33. ESI) absolute	maximum	$ratings^{(1)(2)}$
---------------	------------	---------	--------------------



Symbol	1	с	Paramotor	Conditions ⁽¹⁾		Value	e ⁽²⁾	Unit
Symbol	bol C Parameter Conditions ⁽¹⁾		Min	Тур	Мах	Onit		
V _{IH}	SR	Ρ	Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	0.65V _{DD_} HV_A	_	V _{DD_HV_A} + 0.4	V
V _{IL}	SR	Ρ	Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	-0.3	_	0.35V _{DD_HV_A}	V

Table 36. Fast external crystal oscillator (4 to 40 MHz) electrical characteristics (continued)

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Based on ATE Cz

4. Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals).

3.13 Slow external crystal oscillator (32 kHz) electrical characteristics

The device provides a low power oscillator/resonator driver.




Figure 12. Crystal oscillator and resonator connection scheme

Note:

OSC32K_XTAL/OSC32K_EXTAL must not be directly used to drive external circuits.






Figure 14. Slow external crystal oscillator (32 kHz) electrical characteristics

Symbol		с	Perometer	Conditions ⁽¹⁾		Value ⁽²⁾		Unit
		C	Parameter	Conditions	Min	Тур	Max	Unit
f _{sxosc}	S R		Slow external crystal oscillator frequency	-	32	32.76 8	40	kHz
	С		Slow external crystal oscillator	$V_{DD} = 3.3 V \pm 10\%,$	13 ⁽³⁾	—	33 ⁽³⁾	
^g _{mSXOSC} C			transconductance	$V_{DD} = 5.0 \text{ V} \pm 10\%$	15 ⁽³⁾	—	35 ⁽³⁾	μΑ/V
V _{SXOSC}	C C	т	Oscillation amplitude	_	1.2	1.4	1.7	V
I _{SXOSCBIAS}	C C	т	Oscillation bias current	_	1.2	_	4.4	μA
I _{sxosc}	C C	т	Slow external crystal oscillator consumption	_	_	_	7	μA
T _{SXOSCSU}	C C	т	Slow external crystal oscillator start-up time	_			2 ⁽⁴⁾	S

Table 38. Slow external crystal oscillator (32 kHz) electrical characteristics

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Based on ATE CZ

4. Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.



3.14 **FMPLL** electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Symbol		с	Parameter	Conditions ⁽¹⁾		Val	ue ⁽²⁾	Unit
Symbo	וכ	J	Falameter	Conditions		Тур	Мах	Unit
f _{PLLIN}	S R	_	FMPLL reference clock ⁽³⁾	_	4	_	64	MHz
Δ_{PLLIN}	S R	_	FMPLL reference clock duty cycle ⁽³⁾	_	40	_	60	%
f _{PLLOUT}	C C	Ρ	FMPLL output clock frequency	_	16	_	120	MHz
f _{CPU}	S R	_	System clock frequency	_	_	_	120 + 2% ⁽⁴⁾	MHz
f _{FREE}	C C	Ρ	Free-running frequency	_	20	_	150	MHz
t _{LOCK}	C C	Ρ	FMPLL lock time	Stable oscillator (f _{PLLIN} = 16 MHz)		40	100	μs
Δt_{LTJIT}	C C	_	FMPLL long term jitter	f _{PLLIN} = 40 MHz (resonator), f _{PLLCLK} @ 120 MHz, 4000 cycles	_	_	6 (for < 1ppm)	ns
I _{PLL}	C C	С	FMPLL consumption	T _A = 25 °C	_	_	3	mA

Table 39. FMPLL	electrical	characteristics
-----------------	------------	-----------------

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

 PLLIN clock retrieved directly from 4-40 MHz XOSC or 16 MIRC. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and Δ_{PLLIN}.

4. f_{CPU} 120 + 2% MHz can be achieved at 125 °C.

3.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz main internal RC oscillator. This is used as the default clock at the power-up of the device and can also be used as input to PLL.

Table 40. Fast internal RC oscillator	(16 MHz) electrical characteristics

Symbol		С	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Conditions	Min	Тур	Max	Unit
f _{FIRC}	C C	Ρ	Fast internal RC oscillator high frequency	$T_A = 25 \text{ °C}$, trimmed	_	16	_	MHz
	S R			_	12		20	







Figure 17. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} initially charged at the source voltage V_A (refer to the equivalent circuit reported in *Figure 16*): when the sampling phase is started (A/D switch close), a charge sharing phenomena is installed.






In particular two different transient periods can be distinguished:

• A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

Equation 5

$$\tau_1 = (\mathbf{R}_{SW} + \mathbf{R}_{AD}) \bullet \frac{\mathbf{C}_{\mathbf{P}} \bullet \mathbf{C}_{S}}{\mathbf{C}_{\mathbf{P}} + \mathbf{C}_{S}}$$







_		Table 57. Revision history (continued)
Date	Revision	Changes
04-Mar-2013	5 (cont.)	 Updated the min, max and typical values of V_{LVDLVCORL} and V_{LVDLVBKPL} in <i>Table 24: Low voltage monitor electrical characteristics</i> Updated values of gmFXOSC in <i>Table 36: Fast external crystal oscillator (4 to 40 MHz) electrical characteristics</i> Updated values of gmSXOSC in <i>Table 38: Slow external crystal oscillator (32 kHz) electrical characteristics</i> Updated the footnote 5 for T_{ADC0_C} in <i>Table 43: ADC conversion characteristics (10-bit ADC_0)</i> Updated the footnotes of <i>Table 25: Low voltage power domain electrical characteristics</i>
17-Sep-2013	6	- Updated Disclaimer
28-Nov-2014	7	 Removed occurrences of 208BGA from Table 2: SPC564Bxx and SPC56ECxx family comparison. Added PM[3] and PM[4] in the figure note 1 of <i>Figure 4</i>: 256-pin BGA configuration. Added a table note in <i>Table 20: I/O supplies</i>. Updated <i>Figure 8: Voltage regulator capacitance connection</i> and added a note in this figure. Removed before trimming value for V_{MREG} updated after trimming min value of V_{LPREG} from 1.24 V to 1.20 V, updated after trimming min value of V_{LPREG} from 1.25 V to 1.17 V, updated after trimming typical value of V_{LPREG} from 1.25 V to 1.27 V and updated after trimming max value of V_{LPREG} from 1.25 V to 1.32 V in <i>Table 23: Voltage regulator electrical characteristics</i>. Changed min value of V_{LVDLVCORL} and V_{LVDLVBKPL} from 1.12 V to 1.08 V, and removed typical value of V_{LVDLVCORL} and V_{LVDLVBKPL} in <i>Table 24: Low voltage monitor electrical characteristics</i> Updated max values at 120 MHz for IDDRUN from 200 mA to 208 mA and from 270 mA to 280 mA; updated max value at T_A = 125 °C for IDDHALT from 80 mA to 100 mA; updated max value at T_A = 25 °C for IDDSTDP from 1.2 mA to 5 mA and at T_A = 125 °C from 1100 µA to 2000 µA; updated max value at T_A = 25 °C for IDDSTDP1 fom 1.2 mA to 3 mA and at T_A = 125 °C from 100 µA to 2400 µA; updated max value at T_A = 25 °C for IDDSTDP1 fom 1.2 MA to 3 mA and at T_A = 125 °C from 100 µA to 2400 µA; updated max value at T_A = 25 °C for IDDSTDP1 fom 1.2 MA to 3 mA and at T_A = 125 °C from 65 µA to 96 µA and at T_A = 125 °C from 650 µA to 1100 µA; updated max value at T_A = 25 °C for IDDSTDP1 fom 1.2 MA to 3 mA and at T_A = 125 °C from 65 µA to 85 µA and at T_A = 125 °C from 650 µA to 1100 µA; updated max value at T_A = 25 °C for IDDSTDP1 form 1.2 MA to 5 mA/X and from 100 µA to 2000 µA; updated max value at T_A = 25 °C for IDDSTDP1 form 1.2 MA to 500 µA to 1100 µA; updated the formula in Eq. 11 in Section 3.17.1.1: Input impedance and ADC accuracy. Updated legend in <i>Figu</i>

Table 57. Revision history (continued)



Date	Revision	Changes
28-Nov-2014	7 (cont.)	 Added Category column in <i>Table 44: Conversion characteristics (12-bit ADC_1)</i>. Added the IDD_HV_ADC0 values in <i>Table 49: On-chip peripherals current consumption</i>.
16-Jun-2015	8	Updated Figure 37: LQFP176 package mechanical drawing and Figure 40: Ordering information scheme.
11-Mar-2016	9	 Added package silhouette on the cover page Removed <i>Figure 4: LBGA208 configuration</i> Removed LBGA208 column in <i>Table 4: System pin descriptions</i> and in <i>Table 5: Functional port pin descriptions</i> <i>Table 12: LQFP thermal characteristics</i>: for "R_{θJA}" row, changed Max value relating to conditions "Single-layer board—1s" and "Four-layer board—2s2p" from "TBD" to "43" and "33.9", respectively Removed <i>Table 13: LBGA208 thermal characteristics</i>: for "R_{θJA}" row, changed Max value relating to conditions "Single-layer board—1s" and "Four-layer board—2s2p" from "TBD" to "44.3" and "31.9", respectively Removed <i>Table 13: LBGA256 thermal characteristics</i>: for "R_{θJA}" row, changed Max value relating to conditions "Single-layer board—1s" and "Four-layer board—2s2p" from "TBD" to "44.3" and "31", respectively Removed LBGA208 row in <i>Table 20: I/O supplies</i> Removed <i>Section 4.2.3: LBGA208 package mechanical drawing</i> In <i>Table 25: Low voltage power domain electrical characteristics</i>, updated notes "Only for the "P" classification: LPreg ON, HPVreg OFF, 96 KB RAM ON, device configured for", and "LPreg ON, HPVreg OFF, 8 KB RAM ON, device configured for" In <i>Table 49: On-chip peripherals current consumption</i>, changed IDD_HV_ADC1 value from "300 × f_{periph}" to "300"

Table 57. Revision history (continued)

