



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                 |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                          |
| Core Processor             | e200z4d                                                                                                                                                         |
| Core Size                  | 32-Bit Single-Core                                                                                                                                              |
| Speed                      | 120MHz                                                                                                                                                          |
| Connectivity               | CANbus, LINbus, SPI, UART/USART                                                                                                                                 |
| Peripherals                | DMA, POR, PWM, WDT                                                                                                                                              |
| Number of I/O              | 147                                                                                                                                                             |
| Program Memory Size        | 1.5MB (1.5M x 8)                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                           |
| EEPROM Size                | 64K x 8                                                                                                                                                         |
| RAM Size                   | 128K x 8                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                       |
| Data Converters            | A/D 27x10b, 5x12b                                                                                                                                               |
| Oscillator Type            | Internal                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                              |
| Mounting Type              | Surface Mount                                                                                                                                                   |
| Package / Case             | 176-LQFP                                                                                                                                                        |
| Supplier Device Package    | 176-LQFP (24x24)                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/spc564b64l7c8ecx">https://www.e-xfl.com/product-detail/stmicroelectronics/spc564b64l7c8ecx</a> |

Figure 1 shows the detailed block diagram of the SPC564Bxx and SPC56ECxx.

[Table 3](#) summarizes the functions of the blocks present on the SPC564Bxx and SPC56ECxx.

**Table 3. SPC564Bxx and SPC56ECxx series block summary**

| Block                                            | Function                                                                                                                                                                                                                                                                                                          |
|--------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Analog-to-digital converter (ADC)                | Converts analog voltages to digital values                                                                                                                                                                                                                                                                        |
| Boot assist module (BAM)                         | A block of read-only memory containing VLE code which is executed according to the boot mode of the device                                                                                                                                                                                                        |
| Clock monitor unit (CMU)                         | Monitors clock source (internal and external) integrity                                                                                                                                                                                                                                                           |
| Cross triggering unit (CTU)                      | Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT                                                                                                                                                                                                                      |
| Cryptographic Security Engine (CSE)              | Supports the encoding and decoding of any kind of data                                                                                                                                                                                                                                                            |
| Crossbar (XBAR) switch                           | Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width                                                                                                                                                    |
| DMA Channel Multiplexer (DMAMUX)                 | Allows to route DMA sources (called slots) to DMA channels                                                                                                                                                                                                                                                        |
| Deserial serial peripheral interface (DSPI)      | Provides a synchronous serial interface for communication with external devices                                                                                                                                                                                                                                   |
| Error Correction Status Module (ECSM)            | Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes |
| Enhanced Direct Memory Access (eDMA)             | Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels.                                                                                                                                                                                                    |
| Enhanced modular input output system (eMIOS)     | Provides the functionality to generate or measure events                                                                                                                                                                                                                                                          |
| Flash memory                                     | Provides non-volatile storage for program code, constants and variables                                                                                                                                                                                                                                           |
| FlexCAN (controller area network)                | Supports the standard CAN communications protocol                                                                                                                                                                                                                                                                 |
| FMPLL (frequency-modulated phase-locked loop)    | Generates high-speed system clocks and supports programmable frequency modulation                                                                                                                                                                                                                                 |
| FlexRay (FlexRay communication controller)       | Provides high-speed distributed control for advanced automotive applications                                                                                                                                                                                                                                      |
| Fast Ethernet Controller (FEC)                   | Ethernet Media Access Controller (MAC) designed to support both 10 and 100 Mbps Ethernet/IEEE 802.3 networks                                                                                                                                                                                                      |
| Internal multiplexer (IMUX) SIUL subblock        | Allows flexible mapping of peripheral interface on the different pins of the device                                                                                                                                                                                                                               |
| Inter-integrated circuit (I <sup>2</sup> C™) bus | A two wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices                                                                                                                                                                                                  |
| Interrupt controller (INTC)                      | Provides priority-based preemptive scheduling of interrupt requests for both e200z0h and e200z4d cores                                                                                                                                                                                                            |
| JTAG controller                                  | Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode                                                                                                                                                                                  |

## 2.1 Pad types

In the device the following types of pads are available for system pins and functional port pins:

S = Slow<sup>(a)</sup>

M = Medium<sup>(a),(b)</sup>

F = Fast<sup>(a),(b)</sup>

I = Input only with analog feature<sup>(a)</sup>

A = Analog

## 2.2 System pins

The system pins are listed in [Table 4](#).

**Table 4. System pin descriptions**

| Port pin | Function                                                                                                                                                                     | I/O direction | Pad type         | RESET config.                         | Pin number |          |          |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|------------------|---------------------------------------|------------|----------|----------|
|          |                                                                                                                                                                              |               |                  |                                       | LQFP 176   | LQFP 208 | LBGA 256 |
| RESET    | Bidirectional reset with Schmitt-Trigger characteristics and noise filter.                                                                                                   | I/O           | M                | Input, weak pull-up only after PHASE2 | 29         | 29       | K1       |
| EXTAL    | Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator bypass mode is used.                                                                    | I             | A <sup>(1)</sup> | —                                     | 58         | 74       | T8       |
| XTAL     | Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode.<br>Analog input for the clock generator when the oscillator is in bypass mode. | I/O           | A <sup>(1)</sup> | —                                     | 56         | 72       | T7       |

1. For analog pads, it is not recommended to enable IBE if APC is enabled to avoid extra current in middle range voltage.

a. See the I/O pad electrical characteristics in the device datasheet for details.

b. All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium. For example, Fast/Medium pad will be Medium by default at reset. Similarly, Slow/Medium pad will be Slow by default. Only exception is PC[1] which is in medium configuration by default (refer to PCR.SRC in the reference manual, Pad Configuration Registers (PCR0—PCR198)).

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR    | Alternate function <sup>(1)</sup>            | Function                                                                     | Peripheral                                                             | I/O direction <sup>(2)</sup>               | Pad type | RESET config.             | Pin number |          |         |
|----------|--------|----------------------------------------------|------------------------------------------------------------------------------|------------------------------------------------------------------------|--------------------------------------------|----------|---------------------------|------------|----------|---------|
|          |        |                                              |                                                                              |                                                                        |                                            |          |                           | LQFP 176   | LQFP 208 | LBGA256 |
| PA[5]    | PCR[5] | AF0<br>AF1<br>AF2                            | GPIO[5]<br>E0UC[5]<br>LIN4TX                                                 | SIUL<br>eMIOS_0<br>LINFlexD_4                                          | I/O<br>I/O<br>O                            | M/S      | Tristate                  | 146        | 170      | C10     |
| PA[6]    | PCR[6] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—           | GPIO[6]<br>E0UC[6]<br>—<br>CS1_1<br>LIN4RX<br>EIRQ[1]                        | SIUL<br>eMIOS_0<br>—<br>DSPI_1<br>LINFlexD_4<br>SIUL                   | I/O<br>I/O<br>—<br>O<br>I<br>I             | S        | Tristate                  | 147        | 171      | D11     |
| PA[7]    | PCR[7] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>—      | GPIO[7]<br>E0UC[7]<br>LIN3TX<br>—<br>RXD[2]<br>EIRQ[2]<br>ADC1_S[1]          | SIUL<br>eMIOS_0<br>LINFlexD_3<br>—<br>FEC<br>SIUL<br>ADC_1             | I/O<br>I/O<br>O<br>—<br>I<br>I<br>I        | M/S      | Tristate                  | 128        | 152      | C15     |
| PA[8]    | PCR[8] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>—<br>— | GPIO[8]<br>E0UC[8]<br>E0UC[14]<br>—<br>RXD[1]<br>EIRQ[3]<br>ABS[0]<br>LIN3RX | SIUL<br>eMIOS_0<br>eMIOS_0<br>—<br>FEC<br>SIUL<br>MC_RGM<br>LINFlexD_3 | I/O<br>I/O<br>I/O<br>—<br>I<br>I<br>I<br>I | M/S      | Input,<br>weak<br>pull-up | 129        | 153      | B16     |
| PA[9]    | PCR[9] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—           | GPIO[9]<br>E0UC[9]<br>—<br>CS2_1<br>RXD[0]<br>FAB                            | SIUL<br>eMIOS_0<br>—<br>DSPI1<br>FEC<br>MC_RGM                         | I/O<br>I/O<br>—<br>O<br>I<br>I             | M/S      | Pull-down                 | 130        | 154      | B15     |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR     | Alternate function <sup>(1)</sup>          | Function                                                         | Peripheral                                                | I/O direction <sup>(2)</sup>        | Pad type | RESET config. | Pin number |          |         |
|----------|---------|--------------------------------------------|------------------------------------------------------------------|-----------------------------------------------------------|-------------------------------------|----------|---------------|------------|----------|---------|
|          |         |                                            |                                                                  |                                                           |                                     |          |               | LQFP 176   | LQFP 208 | LBGA256 |
| PC[8]    | PCR[40] | AF0<br>AF1<br>AF2<br>AF3                   | GPIO[40]<br>LIN2TX<br>E0UC[3]<br>—                               | SIUL<br>LINFlexD_2<br>eMIOS_0<br>—                        | I/O<br>O<br>I/O<br>—                | S        | Tristate      | 175        | 207      | B3      |
| PC[9]    | PCR[41] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—         | GPIO[41]<br>—<br>E0UC[7]<br>—<br>LIN2RX<br>WKPU[13]              | SIUL<br>—<br>eMIOS_0<br>—<br>LINFlexD_2<br>WKPU           | I/O<br>—<br>I/O<br>—<br>I<br>I      | S        | Tristate      | 2          | 2        | C3      |
| PC[10]   | PCR[42] | AF0<br>AF1<br>AF2<br>AF3                   | GPIO[42]<br>CAN1TX<br>CAN4TX<br>MA[1]                            | SIUL<br>FlexCAN_1<br>FlexCAN_4<br>ADC_0                   | I/O<br>O<br>O<br>O                  | M/S      | Tristate      | 36         | 36       | L1      |
| PC[11]   | PCR[43] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>—    | GPIO[43]<br>—<br>—<br>MA[2]<br>CAN1RX<br>CAN4RX<br>WKPU[5]       | SIUL<br>—<br>—<br>ADC_0<br>FlexCAN_1<br>FlexCAN_4<br>WKPU | I/O<br>—<br>—<br>O<br>I<br>I<br>I   | S        | Tristate      | 35         | 35       | K4      |
| PC[12]   | PCR[44] | AF0<br>AF1<br>AF2<br>AF3<br>ALT4<br>—<br>— | GPIO[44]<br>E0UC[12]<br>—<br>—<br>FR_DBG[0]<br>SIN_2<br>EIRQ[19] | SIUL<br>eMIOS_0<br>—<br>—<br>Flexray<br>DSPI_2<br>SIUL    | I/O<br>I/O<br>—<br>—<br>O<br>I<br>I | M/S      | Tristate      | 173        | 205      | B4      |
| PC[13]   | PCR[45] | AF0<br>AF1<br>AF2<br>AF3<br>ALT4           | GPIO[45]<br>E0UC[13]<br>SOUT_2<br>—<br>FR_DBG[1]                 | SIUL<br>eMIOS_0<br>DSPI_2<br>—<br>Flexray                 | I/O<br>I/O<br>O<br>—<br>O           | M/S      | Tristate      | 174        | 206      | A3      |

Table 5. Functional port pin descriptions (continued)

| Port pin              | PCR      | Alternate function <sup>(1)</sup> | Function                                 | Peripheral                          | I/O direction <sup>(2)</sup> | Pad type | RESET config.       | Pin number |          |         |
|-----------------------|----------|-----------------------------------|------------------------------------------|-------------------------------------|------------------------------|----------|---------------------|------------|----------|---------|
|                       |          |                                   |                                          |                                     |                              |          |                     | LQFP 176   | LQFP 208 | LBGA256 |
| PH[8]                 | PCR[120] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[120]<br>E1UC[10]<br>CS2_2<br>MA[0]  | SIUL<br>eMIOS_1<br>DSPI_2<br>ADC_0  | I/O<br>I/O<br>O<br>O         | M/S      | Tristate            | 166        | 190      | A6      |
| PH[9] <sup>(6)</sup>  | PCR[121] | AF0<br>AF1<br>AF2<br>AF3<br>—     | GPIO[121]<br>—<br>—<br>—<br>TCK          | SIUL<br>—<br>—<br>—<br>JTAGC        | I/O<br>—<br>—<br>—<br>I      | S        | Input, weak pull-up | 155        | 179      | A11     |
| PH[10] <sup>(6)</sup> | PCR[122] | AF0<br>AF1<br>AF2<br>AF3<br>—     | GPIO[122]<br>—<br>—<br>—<br>TMS          | SIUL<br>—<br>—<br>—<br>JTAGC        | I/O<br>—<br>—<br>—<br>I      | M/S      | Input, weak pull-up | 148        | 172      | D10     |
| PH[11]                | PCR[123] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[123]<br>SOUT_3<br>CS0_4<br>E1UC[5]  | SIUL<br>DSPI_3<br>DSPI_4<br>eMIOS_1 | I/O<br>O<br>I/O<br>I/O       | M/S      | Tristate            | 140        | 164      | A13     |
| PH[12]                | PCR[124] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[124]<br>SCK_3<br>CS1_4<br>E1UC[25]  | SIUL<br>DSPI_3<br>DSPI_4<br>eMIOS_1 | I/O<br>I/O<br>O<br>I/O       | M/S      | Tristate            | 141        | 165      | B12     |
| PH[13]                | PCR[125] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[125]<br>SOUT_4<br>CS0_3<br>E1UC[26] | SIUL<br>DSPI_4<br>DSPI_3<br>eMIOS_1 | I/O<br>O<br>I/O<br>I/O       | M/S      | Tristate            | 9          | 9        | B1      |
| PH[14]                | PCR[126] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[126]<br>SCK_4<br>CS1_3<br>E1UC[27]  | SIUL<br>DSPI_4<br>DSPI_3<br>eMIOS_1 | I/O<br>I/O<br>O<br>I/O       | M/S      | Tristate            | 10         | 10       | C1      |
| PH[15]                | PCR[127] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[127]<br>SOUT_5<br>—<br>E1UC[17]     | SIUL<br>DSPI_5<br>—<br>eMIOS_1      | I/O<br>O<br>—<br>I/O         | M/S      | Tristate            | 8          | 8        | E3      |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR             | Alternate function <sup>(1)</sup>  | Function                                   | Peripheral                              | I/O direction <sup>(2)</sup> | Pad type | RESET config. | Pin number |          |         |
|----------|-----------------|------------------------------------|--------------------------------------------|-----------------------------------------|------------------------------|----------|---------------|------------|----------|---------|
|          |                 |                                    |                                            |                                         |                              |          |               | LQFP 176   | LQFP 208 | LBGA256 |
| PK[14]   | PCR[174]        | AF0<br>AF1<br>AF2<br>AF3           | GPIO[174]<br>CAN3TX<br>CS3_7<br>CS0_1      | SIUL<br>FlexCAN_3<br>DSPI_7<br>DSPI_1   | I/O<br>O<br>O<br>I/O         | M/S      | Tristate      | —          | 202      | J12     |
| PK[15]   | PCR[175]        | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[175]<br>—<br>—<br>—<br>SIN_1<br>SIN_7 | SIUL<br>—<br>—<br>—<br>DSPI_1<br>DSPI_7 | I/O<br>—<br>—<br>—<br>I<br>I | M/S      | Tristate      | —          | 203      | D5      |
| PL[0]    | PCR[176]        | AF0<br>AF1<br>AF2<br>AF3           | GPIO[176]<br>SOUT_1<br>SOUT_7<br>—         | SIUL<br>DSPI_1<br>DSPI_7<br>—           | I/O<br>O<br>O<br>—           | M/S      | Tristate      | —          | 204      | C4      |
| PL[1]    | PCR[177]        | AF0<br>AF1<br>AF2<br>AF3           | GPIO[177]<br>—<br>—<br>—<br>—              | SIUL<br>—<br>—<br>—<br>—                | I/O<br>—<br>—<br>—<br>—      | M/S      | Tristate      | —          | —        | F7      |
| PL[2]    | PCR[178]<br>(7) | AF0<br>AF1<br>AF2<br>AF3           | GPIO[178]<br>—<br>MDO0 <sup>(8)</sup><br>— | SIUL<br>—<br>Nexus<br>—                 | I/O<br>—<br>O<br>—           | M/S      | Tristate      | —          | —        | F5      |
| PL[3]    | PCR[179]        | AF0<br>AF1<br>AF2<br>AF3           | GPIO[179]<br>—<br>MDO1<br>—                | SIUL<br>—<br>Nexus<br>—                 | I/O<br>—<br>O<br>—           | M/S      | Tristate      | —          | —        | G5      |
| PL[4]    | PCR[180]        | AF0<br>AF1<br>AF2<br>AF3           | GPIO[180]<br>—<br>MDO2<br>—                | SIUL<br>—<br>Nexus<br>—                 | I/O<br>—<br>O<br>—           | M/S      | Tristate      | —          | —        | H5      |
| PL[5]    | PCR[181]        | AF0<br>AF1<br>AF2<br>AF3           | GPIO[181]<br>—<br>MDO3<br>—                | SIUL<br>—<br>Nexus<br>—                 | I/O<br>—<br>O<br>—           | M/S      | Tristate      | —          | —        | J5      |

4. The width of input pulse in between 40 ns to 1000 ns is indeterminate. It may pass the noise or may not depending on silicon sample to sample variation.

### 3.6.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- [Table 15](#) provides weak pull figures. Both pull-up and pull-down resistances are supported.
- [Table 16](#) provides output driver characteristics for I/O pads when in SLOW configuration.
- [Table 17](#) provides output driver characteristics for I/O pads when in MEDIUM configuration.
- [Table 18](#) provides output driver characteristics for I/O pads when in FAST configuration.

**Table 15. I/O pull-up/pull-down DC electrical characteristics**

| Symbol            |    | C                          | Parameter                             | Conditions <sup>(1),(2)</sup>                                     |             | Value |     |     | Unit |
|-------------------|----|----------------------------|---------------------------------------|-------------------------------------------------------------------|-------------|-------|-----|-----|------|
|                   |    |                            |                                       |                                                                   |             | Min   | Typ | Max |      |
| I <sub>WPUL</sub> | CC | P                          | Weak pull-up current absolute value   | V <sub>IN</sub> = V <sub>IL</sub> , V <sub>DD</sub> = 5.0 V ± 10% | PAD3V5V = 0 | 10    | —   | 150 | μA   |
|                   |    | PAD3V5V = 1 <sup>(3)</sup> |                                       |                                                                   | 10          | —     | 250 |     |      |
|                   |    | P                          |                                       | V <sub>IN</sub> = V <sub>IL</sub> , V <sub>DD</sub> = 3.3 V ± 10% | PAD3V5V = 1 | 10    | —   | 150 |      |
| I <sub>WPD</sub>  | CC | P                          | Weak pull-down current absolute value | V <sub>IN</sub> = V <sub>IH</sub> , V <sub>DD</sub> = 5.0 V ± 10% | PAD3V5V = 0 | 10    | —   | 150 | μA   |
|                   |    | PAD3V5V = 1                |                                       |                                                                   | 10          | —     | 250 |     |      |
|                   |    | P                          |                                       | V <sub>IN</sub> = V <sub>IH</sub> , V <sub>DD</sub> = 3.3 V ± 10% | PAD3V5V = 1 | 10    | —   | 150 |      |

1. V<sub>DD</sub> = 3.3 V ± 10 % / 5.0 V ± 10 %, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. V<sub>DD</sub> as mentioned in the table is V<sub>DD\_HV\_A</sub>/V<sub>DD\_HV\_B</sub>.

3. The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

**Table 16. SLOW configuration output buffer electrical characteristics**

| Symbol          |    | C | Parameter                            | Conditions <sup>(1),(2)</sup> |                                                                                    | Value                 |     |     | Unit |
|-----------------|----|---|--------------------------------------|-------------------------------|------------------------------------------------------------------------------------|-----------------------|-----|-----|------|
|                 |    |   |                                      |                               |                                                                                    | Min                   | Typ | Max |      |
| V <sub>OH</sub> | CC | P | Output high level SLOW configuration | Push Pull                     | I <sub>OH</sub> = -3 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0                | 0.8V <sub>DD</sub>    | —   | —   | V    |
|                 |    | C |                                      |                               | I <sub>OH</sub> = -3 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(3)</sup> | 0.8V <sub>DD</sub>    | —   | —   |      |
|                 |    | P |                                      |                               | I <sub>OH</sub> = -1.5 mA, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1              | V <sub>DD</sub> - 0.8 | —   | —   |      |

## 3.8 Power management electrical characteristics

### 3.8.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply  $V_{DD\_LV}$  from the high voltage supply  $V_{DD\_HV\_A}$ . The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through  $V_{DD\_HV\_A}$  power pin.
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the on-chip VREG with an external ballast (BCP68 NPN device). It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
  - LV\_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
  - LV\_CFLA0/CFLA1: Low voltage supply for the two code Flash modules. It is shorted with LV\_COR through double bonding.
  - LV\_DFLA: Low voltage supply for data Flash module. It is shorted with LV\_COR through double bonding.
  - LV\_PLL: Low voltage supply for FMPLL. It is shorted to LV\_COR through double bonding.

**Figure 8. Voltage regulator capacitance connection**




Table 23. Voltage regulator electrical characteristics (continued)

| Symbol                 |        | C | Parameter                                                                               | Conditions <sup>(1)</sup>                             | Value <sup>(2)</sup> |      |            | Unit |
|------------------------|--------|---|-----------------------------------------------------------------------------------------|-------------------------------------------------------|----------------------|------|------------|------|
|                        |        |   |                                                                                         |                                                       | Min                  | Typ  | Max        |      |
| I <sub>MREG</sub>      | S<br>R | — | Main regulator current provided to V <sub>DD_LV</sub> domain                            | —                                                     | —                    | 350  | mA         |      |
| I <sub>MREGINT</sub>   | C<br>C | D | Main regulator module current consumption                                               | I <sub>MREG</sub> = 200 mA                            | —                    | —    | 2          | mA   |
|                        |        |   |                                                                                         | I <sub>MREG</sub> = 0 mA                              | —                    | —    | 1          |      |
| V <sub>LPREG</sub>     | C<br>C | P | Low power regulator output voltage                                                      | After trimming<br>T <sub>A</sub> = 25 °C              | 1.17                 | 1.27 | 1.32       | V    |
| I <sub>LPREG</sub>     | S<br>R | — | Low power regulator current provided to V <sub>DD_LV</sub> domain                       | —                                                     | —                    | —    | 50         | mA   |
| I <sub>LPREGINT</sub>  | C<br>C | D | Low power regulator module current consumption                                          | I <sub>LPREG</sub> = 15 mA;<br>T <sub>A</sub> = 55 °C | —                    | —    | 600        | μA   |
|                        |        | — |                                                                                         | I <sub>LPREG</sub> = 0 mA;<br>T <sub>A</sub> = 55 °C  | —                    | 20   | —          |      |
| I <sub>VREGREF</sub>   | C<br>C | D | Main LVDs and reference current consumption (low power and main regulator switched off) | T <sub>A</sub> = 55 °C                                | —                    | 2    | —          | μA   |
| I <sub>VREDLVD12</sub> | C<br>C | D | Main LVD current consumption (switch-off during standby)                                | T <sub>A</sub> = 55 °C                                | —                    | 1    | —          | μA   |
| I <sub>DD_HV_A</sub>   | C<br>C | D | In-rush current on V <sub>DD_BV</sub> during power-up                                   | —                                                     | —                    | —    | 600<br>(3) | mA   |

1.  $V_{DD\_HV\_A} = 3.3$  V  $\pm$  10 % / 5.0 V  $\pm$  10 %,  $T_A = -40$  to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Inrush current is seen more like steps of 600 mA peak. The startup of the regulator happens in steps of 50 mV in ~25 steps to reach ~1.2 V  $V_{DD\_LV}$ . Each step peak current is within 600 mA

### 3.8.3 Voltage monitor electrical characteristics

The device implements a Power-on Reset module to ensure correct power-up initialization, as well as four low voltage detectors to monitor the  $V_{DD\_HV\_A}$  and the  $V_{DD\_LV}$  voltage while device is supplied:

- POR monitors  $V_{DD\_HV\_A}$  during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors  $V_{DD\_HV\_A}$  to ensure device is reset below minimum functional supply
- LVDHV5 monitors  $V_{DD\_HV\_A}$  when application uses device in the 5.0 V $\pm$ 10 % range
- LVDLVCOR monitors power domain No. 1 (PD1)
- LVDLVBKP monitors power domain No. 0 (PD0).  $V_{DD\_LV}$  is same as PD0 supply.

*Note:* When enabled, PD2 (RAM retention) is monitored through LVD\_DIGBKP.

Figure 9. Low voltage monitor vs. Reset




Table 24. Low voltage monitor electrical characteristics

| Symbol                 |        | C | Parameter                                   | Conditions <sup>(1)</sup>                 | Value <sup>(2)</sup> |     |      | Unit |
|------------------------|--------|---|---------------------------------------------|-------------------------------------------|----------------------|-----|------|------|
|                        |        |   |                                             |                                           | Min                  | Typ | Max  |      |
| V <sub>PORUP</sub>     | S<br>R | P | Supply for functional POR module            | —                                         | 1.0                  | —   | 5.5  | V    |
| V <sub>PORH</sub>      | C<br>C | P | Power-on reset threshold                    | —                                         | 1.5                  | —   | 2.6  |      |
| V <sub>LVDHV3H</sub>   | C<br>C | T | LVDHV3 low voltage detector high threshold  | —                                         | 2.7                  | —   | 2.85 |      |
| V <sub>LVDHV3L</sub>   | C<br>C | T | LVDHV3 low voltage detector low threshold   | —                                         | 2.6                  | —   | 2.74 |      |
| V <sub>LVDHV5H</sub>   | C<br>C | T | LVDHV5 low voltage detector high threshold  | —                                         | 4.3                  | —   | 4.5  |      |
| V <sub>LVDHV5L</sub>   | C<br>C | T | LVDHV5 low voltage detector low threshold   | —                                         | 4.2                  | —   | 4.4  |      |
| V <sub>LVDLVCORL</sub> | C<br>C | P | LVDLVCOR low voltage detector low threshold | T <sub>A</sub> = 25 °C,<br>after trimming | 1.08                 | —   | 1.17 |      |
| V <sub>LVDLVBKPL</sub> | C<br>C | P | LVDLVBKP low voltage detector low threshold |                                           | 1.08                 | —   | 1.17 |      |

1. V<sub>DD</sub> = 3.3 V ± 10 % / 5.0 V ± 10 %, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

### 3.9 Low voltage domain power consumption

Table 25 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

**Table 29. Flash memory read access timing<sup>(1)</sup>**

| Symbol            | C  | Parameter | Conditions <sup>(2)</sup> |                   | Frequency range | Unit |
|-------------------|----|-----------|---------------------------|-------------------|-----------------|------|
|                   |    |           | Code flash memory         | Data flash memory |                 |      |
| f <sub>READ</sub> | CC | P         | 5 wait states             | 13 wait states    | 120—100         | MHz  |
|                   |    | C         | 4 wait states             | 11 wait states    | 100—80          |      |
|                   |    | D         | 3 wait states             | 9 wait states     | 80—64           |      |
|                   |    | C         | 2 wait states             | 7 wait states     | 64—40           |      |
|                   |    | C         | 1 wait states             | 4 wait states     | 40—20           |      |
|                   |    | C         | 0 wait states             | 2 wait states     | 20—0            |      |

1. Max speed is the maximum speed allowed including PLL frequency modulation (FM).

2. V<sub>DD</sub> = 3.3 V ± 10 % / 5.0 V ± 10 %, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

### 3.10.2 Flash memory power supply DC characteristics

[Table 30](#) shows the flash memory power supply DC characteristics on external supply.

**Table 30. Flash memory power supply DC electrical characteristics**

| Symbol                             | C | Parameter                                                                                  | Conditions <sup>(1)</sup>                                                                                     | Value <sup>(2)</sup> |     |     | Unit |
|------------------------------------|---|--------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|----------------------|-----|-----|------|
|                                    |   |                                                                                            |                                                                                                               | Min                  | Typ | Max |      |
| I <sub>CFREAD</sub> <sup>(3)</sup> | C | Sum of the current consumption on V <sub>DD_HV_A</sub> on read access                      | Flash memory module read<br>f <sub>CPU</sub> = 120 MHz + 2% <sup>(4)</sup>                                    |                      |     | 33  | mA   |
| I <sub>DFREAD</sub> <sup>(3)</sup> | C |                                                                                            |                                                                                                               |                      |     | 13  |      |
| I <sub>CFMOD</sub> <sup>(3)</sup>  | C | Sum of the current consumption on V <sub>DD_HV_A</sub> (program/erase)                     | Program/Erase on-going while reading flash memory registers<br>f <sub>CPU</sub> = 120 MHz + 2% <sup>(4)</sup> |                      |     | 52  | mA   |
| I <sub>DFMOD</sub> <sup>(3)</sup>  | C |                                                                                            |                                                                                                               |                      |     | 13  |      |
| I <sub>CFLPW</sub> <sup>(3)</sup>  | C | Sum of the current consumption on V <sub>DD_HV_A</sub> during flash memory low power mode  |                                                                                                               |                      |     | 1.1 | mA   |
| I <sub>CFPWD</sub> <sup>(3)</sup>  | C | Sum of the current consumption on V <sub>DD_HV_A</sub> during flash memory power down mode |                                                                                                               |                      |     | 150 | μA   |
| I <sub>DFPWD</sub> <sup>(3)</sup>  | C |                                                                                            |                                                                                                               |                      |     | 150 |      |

1. V<sub>DD</sub> = 3.3 V ± 10 % / 5.0 V ± 10 %, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Data based on characterization results, not tested in production.

4. f<sub>CPU</sub> 120 MHz + 2 % can be achieved over full temperature 125 °C ambient, 150 °C junction temperature.


In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being  $C_S$  and  $C_{P2}$  substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1MHz, with  $C_S + C_{P2}$  equal to 3pF, a resistance of 330K $\Omega$  is obtained ( $R_{eqv} = 1 / (f_c * (C_S + C_{P2}))$ ), where  $f_c$  represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on  $C_S + C_{P2}$ ) and the sum of  $R_S + R_F$ , the external circuit must be designed to respect the following relation

#### Equation 4

$$V_A \cdot \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2} \text{LSB}$$

The formula above provides a constraint for external network design, in particular on resistive path.

**Figure 16. Input equivalent circuit (precise channels)**



### 3.18.2 MII Transmit Signal Timing (TXD[3:0], TX\_EN, TX\_ER, TX\_CLK)

The transmitter functions correctly up to a TX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the TX\_CLK frequency in 2:1 mode and two times the TX\_CLK frequency in 1:1 mode.

The transmit outputs (TXD[3:0], TX\_EN, TX\_ER) can be programmed to transition from either the rising or falling edge of TX\_CLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.


Refer to the Fast Ethernet Controller (FEC) chapter of the SPC564B74 and SPC56EC74 Reference Manual for details of this option and how to enable it.

**Table 46. MII transmit signal timing<sup>(1)</sup>**

| Spec | Characteristic                              | Min | Max | Unit          |
|------|---------------------------------------------|-----|-----|---------------|
| M5   | TX_CLK to TXD[3:0],<br>TX_EN, TX_ER invalid | 5   | —   | ns            |
| M6   | TX_CLK to TXD[3:0],<br>TX_EN, TX_ER valid   | —   | 25  | ns            |
| M7   | TX_CLK pulse width high                     | 35% | 65% | TX_CLK period |
| M8   | TX_CLK pulse width low                      | 35% | 65% | TX_CLK period |

1. Output pads configured with SRE = 0b11.

**Figure 22. MII transmit signal timing diagram**



### 3.18.3 MII Async Inputs Signal Timing (CRS and COL)

**Table 47. MII Async Inputs Signal Timing<sup>(1)</sup>**

| Spec | Characteristic               | Min | Max | Unit          |
|------|------------------------------|-----|-----|---------------|
| M9   | CRS, COL minimum pulse width | 1.5 | —   | TX_CLK period |

1. Output pads configured with SRE = 0b11.

## 3.19 On-chip peripherals

### 3.19.1 Current consumption

Table 49. On-chip peripherals current consumption<sup>(1)</sup>

| Symbol                       | C  | Parameter | Conditions                                                                           | Value <sup>(2)</sup>                                                                                                                                 | Unit                                  |
|------------------------------|----|-----------|--------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|
|                              |    |           |                                                                                      | Typ                                                                                                                                                  |                                       |
| I <sub>DD_HV_A</sub> (CAN)   | CC | D         | CAN (FlexCAN) supply current on V <sub>DD_HV_A</sub><br><br>500 Kbps<br><br>125 Kbps | Total (static + dynamic) consumption:<br>FlexCAN in loop-back mode<br>XTAL@8 MHz used as CAN engine clock source<br>Message sending period is 580 μs | μA                                    |
|                              |    |           |                                                                                      | 7.652 × f <sub>periph</sub> + 84.73<br><br>8.0743 × f <sub>periph</sub> + 26.757                                                                     |                                       |
| I <sub>DD_HV_A</sub> (eMIOS) | CC | D         | eMIOS supply current on V <sub>DD_HV_A</sub>                                         | Static consumption:<br>eMIOS channel OFF<br>Global prescaler enabled                                                                                 | μA                                    |
|                              |    |           |                                                                                      | Dynamic consumption:<br>It does not change varying the frequency (0.003 mA)                                                                          |                                       |
| I <sub>DD_HV_A</sub> (SCI)   | CC | D         | SCI (LINFlex) supply current on V <sub>DD_HV_A</sub>                                 | Total (static + dynamic) consumption:<br>LIN mode<br>Baudrate: 20 Kbps                                                                               | 4.7804 × f <sub>periph</sub> + 30.946 |
| I <sub>DD_HV_A</sub> (SPI)   | CC | D         | SPI (DSPI) supply current on V <sub>DD_HV_A</sub>                                    | Ballast static consumption (only clocked)                                                                                                            | 1                                     |
|                              |    |           |                                                                                      | Ballast dynamic consumption (continuous communication):<br>Baudrate: 2 Mbit<br>Transmission every 8 μs<br>Frame: 16 bits                             | 16.3 × f <sub>periph</sub>            |
| I <sub>DD_HV_A</sub> (ADC)   | CC | D         | ADC supply current on V <sub>DD_HV_A</sub>                                           | V <sub>DD</sub> = 5.5 V<br>Ballast static consumption (no conversion)                                                                                | 0.0409 × f <sub>periph</sub>          |
|                              |    |           |                                                                                      | V <sub>DD</sub> = 5.5 V<br>Ballast dynamic consumption (continuous conversion)                                                                       | 0.0049 × f <sub>periph</sub>          |

Figure 25. DSPI classic SPI timing–master, CPHA = 0




Figure 26. DSPI classic SPI timing–master, CPHA = 1




Figure 29. DSPI modified transfer format timing-master, CPHA = 0





Figure 30. DSPI modified transfer format timing-master, CPHA = 1



## 4 Package characteristics

### 4.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 4.2 Package mechanical data

#### 4.2.1 LQFP176 package mechanical drawing

Figure 37. LQFP176 package mechanical drawing




Table 55. LBGA256 mechanical data

| Ref | mm     |        |        |
|-----|--------|--------|--------|
|     | Min    | Typ    | Max    |
| A   | 1.210  |        | 1.700  |
| A1  | 0.300  |        |        |
| A2  |        | 0.300  |        |
| A4  |        |        | 0.800  |
| b   | 0.400  | 0.500  | 0.600  |
| D   | 16.800 | 17.000 | 17.200 |
| D1  |        | 15.000 |        |
| E   | 16.800 | 17.000 | 17.200 |
| E1  |        | 15.000 |        |
| e   | 0.900  | 1.000  | 1.100  |
| Z   | 0.750  | 1.000  | 1.250  |
| ddd |        |        | 0.200  |

*Note:* The package is designed according to the JEDEC standard No 95-1 Section 14 dedicated to Ball Grid Array Package Design Guide.

## Revision history

[Table 57](#) summarizes revisions to this document.

**Table 57. Revision history**

| Date        | Revision | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|-------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 01-Jun-2010 | 1        | Initial Release                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 17-Dec-2010 | 2        | <ul style="list-style-type: none"> <li>– Editing and formatting updates throughout the document.</li> <li>– Updated Voltage regulator capacitance connection figure.</li> <li>– Added a new sub-section “V<sub>DD_BV</sub> Options”</li> <li>– Program and erase specifications:<br/>Updated Tdwprogram TYP to 22 us<br/>Updated T128Kpperase Max to 5000 ms<br/>Added t<sub>ESUS</sub> parameter</li> <li>– Added recommendation in the Voltage regulator electrical characteristics section.</li> <li>– Added Crystal description table in Fast external crystal oscillator (4 to 140 MHz) electrical characteristics section and corrected the cross-reference to the same.</li> <li>– Added new sections - Pad types, System pins and functional ports</li> <li>– Updated TYP numbers in the Flash program and erase specifications table</li> <li>– Added a new table: Program and erase specifications (Data Flash)</li> <li>– Flash read access timing table: Added Data flash memory numbers</li> <li>– Flash power supply DC electrical characteristics table: Updated IDFREAD and IDFMOD values for Data flash, Removed IDFLPW parameter</li> <li>– Updated feature list.</li> <li>– SPC564Bxx and SPC56ECxx family comparison table: Updated ADC channels and added ADC footnotes.</li> <li>– SPC564Bxx and SPC56ECxx block diagram: Updated ADC channels and added legends.</li> <li>– SPC564Bxx and SPC56ECxx series block summary: Added new blocks.</li> <li>– Functional Port Pin Descriptions table: Added OSC32k_XTAL and OSC32k_EXTAL function at PB8 and PB9 port pins.</li> <li>– Electrical Characteristics: Replaced VSS with VSS_HV throughout the section.</li> <li>– Absolute maximum ratings, Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V) tables: VRC_CTRL min is updated to "0".</li> <li>– Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V) tables: Clarified VIN parameter, clarified footnote 2 in both tables.</li> <li>– LQFP thermal characteristics section: Added numbers for LQFP packages.</li> <li>– Low voltage power domain electrical characteristics table: Clarified footnotes based upon review comments.</li> <li>– Code flash memory—Program and erase specifications: Updated t<sub>ESRT</sub> to 20 ms.</li> <li>– ADC electrical characteristics section: Replace ADC0 with ADC_0 and ADC1 with ADC_1 throughout the document.</li> <li>– DSPI characteristics section: Replaced PCSx with CSx in all figures and tables.</li> </ul> |