

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	e200z4d
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	177
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 33x10b, 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/spc564b64l8c9e0x">https://www.e-xfl.com/product-detail/stmicroelectronics/spc564b64l8c9e0x</a>

## Contents

<b>1</b>	<b>Introduction</b>	<b>9</b>
1.1	Document Overview	9
1.2	Description	9
1.3	Block diagram	12
<b>2</b>	<b>Package pinouts and signal descriptions</b>	<b>15</b>
2.1	Pad types	18
2.2	System pins	18
2.3	Functional ports	19
<b>3</b>	<b>Electrical Characteristics</b>	<b>51</b>
3.1	Parameter classification	51
3.2	NVUSRO register	51
3.2.1	NVUSRO [PAD3V5V(0)] field description	52
3.2.2	NVUSRO [PAD3V5V(1)] field description	52
3.3	Absolute maximum ratings	52
3.4	Recommended operating conditions	54
3.5	Thermal characteristics	57
3.5.1	Package thermal characteristics	57
3.5.2	Power considerations	58
3.6	I/O pad electrical characteristics	58
3.6.1	I/O pad types	58
3.6.2	I/O input DC characteristics	59
3.6.3	I/O output DC characteristics	60
3.6.4	Output pin transition times	62
3.6.5	I/O pad current specification	63
3.7	RESET electrical characteristics	65
3.8	Power management electrical characteristics	67
3.8.1	Voltage regulator electrical characteristics	67
3.8.2	VDD_BV options	68
3.8.3	Voltage monitor electrical characteristics	69
3.9	Low voltage domain power consumption	70
3.10	Flash memory electrical characteristics	72

## List of tables

Table 1.	Device summary . . . . .	2
Table 2.	SPC564Bxx and SPC56ECxx family comparison . . . . .	10
Table 3.	SPC564Bxx and SPC56ECxx series block summary . . . . .	13
Table 4.	System pin descriptions . . . . .	18
Table 5.	Functional port pin descriptions . . . . .	19
Table 6.	Parameter classifications . . . . .	51
Table 7.	PAD3V5V(0) field description . . . . .	52
Table 8.	PAD3V5V(1) field description . . . . .	52
Table 9.	Absolute maximum ratings . . . . .	52
Table 10.	Recommended operating conditions (3.3 V) . . . . .	54
Table 11.	Recommended operating conditions (5.0 V) . . . . .	55
Table 12.	LQFP thermal characteristics . . . . .	57
Table 13.	LBGA256 thermal characteristics . . . . .	57
Table 14.	I/O input DC electrical characteristics . . . . .	59
Table 15.	I/O pull-up/pull-down DC electrical characteristics . . . . .	60
Table 16.	SLOW configuration output buffer electrical characteristics . . . . .	60
Table 17.	MEDIUM configuration output buffer electrical characteristics . . . . .	61
Table 18.	FAST configuration output buffer electrical characteristics . . . . .	62
Table 19.	Output pin transition times . . . . .	62
Table 20.	I/O supplies . . . . .	63
Table 21.	I/O consumption . . . . .	64
Table 22.	Reset electrical characteristics . . . . .	66
Table 23.	Voltage regulator electrical characteristics . . . . .	68
Table 24.	Low voltage monitor electrical characteristics . . . . .	70
Table 25.	Low voltage power domain electrical characteristics . . . . .	71
Table 26.	Code flash memory—Program and erase specifications . . . . .	72
Table 27.	Data flash memory—Program and erase specifications . . . . .	73
Table 28.	Flash memory module life . . . . .	73
Table 29.	Flash memory read access timing . . . . .	74
Table 30.	Flash memory power supply DC electrical characteristics . . . . .	74
Table 31.	Start-up time/Switch-off time . . . . .	75
Table 32.	EMI radiated emission measurement . . . . .	76
Table 33.	ESD absolute maximum ratings . . . . .	76
Table 34.	Latch-up results . . . . .	77
Table 35.	Crystal description . . . . .	78
Table 36.	Fast external crystal oscillator (4 to 40 MHz) electrical characteristics . . . . .	79
Table 37.	Crystal motional characteristics . . . . .	81
Table 38.	Slow external crystal oscillator (32 kHz) electrical characteristics . . . . .	82
Table 39.	FMPLL electrical characteristics . . . . .	83
Table 40.	Fast internal RC oscillator (16 MHz) electrical characteristics . . . . .	83
Table 41.	Slow internal RC oscillator (128 kHz) electrical characteristics . . . . .	85
Table 42.	ADC input leakage current . . . . .	91
Table 43.	ADC conversion characteristics (10-bit ADC_0) . . . . .	91
Table 44.	Conversion characteristics (12-bit ADC_1) . . . . .	94
Table 45.	MII Receive Signal Timing . . . . .	96
Table 46.	MII transmit signal timing . . . . .	97
Table 47.	MII Async Inputs Signal Timing . . . . .	97
Table 48.	MII serial management channel timing . . . . .	98

## List of figures

Figure 1.	SPC564Bxx and SPC56ECxx block diagram . . . . .	12
Figure 2.	176-pin LQFP configuration . . . . .	15
Figure 3.	208-pin LQFP configuration . . . . .	16
Figure 4.	256-pin BGA configuration . . . . .	17
Figure 5.	I/O input DC electrical characteristics definition . . . . .	59
Figure 6.	Start-up reset requirements . . . . .	65
Figure 7.	Noise filtering on reset signal . . . . .	65
Figure 8.	Voltage regulator capacitance connection . . . . .	67
Figure 9.	Low voltage monitor vs. Reset . . . . .	70
Figure 10.	Crystal oscillator and resonator connection scheme . . . . .	78
Figure 11.	Fast external crystal oscillator (4 to 40 MHz) electrical characteristics . . . . .	79
Figure 12.	Crystal oscillator and resonator connection scheme . . . . .	80
Figure 13.	Equivalent circuit of a quartz crystal . . . . .	81
Figure 14.	Slow external crystal oscillator (32 kHz) electrical characteristics . . . . .	82
Figure 15.	ADC_0 characteristic and error definitions . . . . .	86
Figure 16.	Input equivalent circuit (precise channels) . . . . .	87
Figure 17.	Input equivalent circuit (extended channels) . . . . .	88
Figure 18.	Transient behavior during sampling phase . . . . .	88
Figure 19.	Spectral representation of input signal . . . . .	90
Figure 20.	ADC_1 characteristic and error definitions . . . . .	93
Figure 21.	MII receive signal timing diagram . . . . .	96
Figure 22.	MII transmit signal timing diagram . . . . .	97
Figure 23.	MII async inputs timing diagram . . . . .	98
Figure 24.	MII serial management channel timing diagram . . . . .	98
Figure 25.	DSPI classic SPI timing—master, CPHA = 0 . . . . .	102
Figure 26.	DSPI classic SPI timing—master, CPHA = 1 . . . . .	102
Figure 27.	DSPI classic SPI timing—slave, CPHA = 0 . . . . .	103
Figure 28.	DSPI classic SPI timing—slave, CPHA = 1 . . . . .	103
Figure 29.	DSPI modified transfer format timing—master, CPHA = 0 . . . . .	104
Figure 30.	DSPI modified transfer format timing—master, CPHA = 1 . . . . .	104
Figure 31.	DSPI modified transfer format timing—slave, CPHA = 0 . . . . .	105
Figure 32.	DSPI modified transfer format timing—slave, CPHA = 1 . . . . .	105
Figure 33.	DSPI PCS strobe (PCSS) timing . . . . .	106
Figure 34.	Nexus output timing . . . . .	107
Figure 35.	Nexus TDI, TMS, TDO timing . . . . .	108
Figure 36.	Timing diagram - JTAG boundary scan . . . . .	109
Figure 37.	LQFP176 package mechanical drawing . . . . .	110
Figure 38.	LQFP208 mechanical drawing . . . . .	112
Figure 39.	LBGA256 mechanical drawing . . . . .	114
Figure 40.	Ordering information scheme . . . . .	116

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LGA256
PA[5]	PCR[5]	AF0 AF1 AF2	GPIO[5] E0UC[5] LIN4TX	SIUL eMIOS_0 LINFlexD_4	I/O I/O O	M/S	Tristate	146	170	C10
PA[6]	PCR[6]	AF0 AF1 AF2 AF3 — —	GPIO[6] E0UC[6] — CS1_1 LIN4RX EIRQ[1]	SIUL eMIOS_0 — DSPI_1 LINFlexD_4 SIUL	I/O I/O — O — I	S	Tristate	147	171	D11
PA[7]	PCR[7]	AF0 AF1 AF2 AF3 — — —	GPIO[7] E0UC[7] LIN3TX — RXD[2] EIRQ[2] ADC1_S[1]	SIUL eMIOS_0 LINFlexD_3 — FEC SIUL ADC_1	I/O I/O O — — — I	M/S	Tristate	128	152	C15
PA[8]	PCR[8]	AF0 AF1 AF2 AF3 — — — —	GPIO[8] E0UC[8] E0UC[14] — RXD[1] EIRQ[3] ABS[0] LIN3RX	SIUL eMIOS_0 eMIOS_0 — FEC SIUL MC_RGM LINFlexD_3	I/O I/O I/O — — — I	M/S	Input, weak pull-up	129	153	B16
PA[9]	PCR[9]	AF0 AF1 AF2 AF3 — —	GPIO[9] E0UC[9] — CS2_1 RXD[0] FAB	SIUL eMIOS_0 — DSPI1 FEC MC_RGM	I/O I/O — O — I	M/S	Pull- down	130	154	B15

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LBGA256
PA[10]	PCR[10]	AF0	GPIO[10]	SIUL	I/O			131	155	A15
		AF1	E0UC[10]	eMIOS_0	I/O					
		AF2	SDA	I <sup>2</sup> C	I/O					
		AF3	LIN2TX	LINFlexD_2	O	M/S	Tristate			
		—	COL	FEC	I					
		—	ADC1_S[2]	ADC_1	I					
PA[11]	PCR[11]	AF0	GPIO[11]	SIUL	I/O			132	156	B14
		AF1	E0UC[11]	eMIOS_0	I/O					
		AF2	SCL	I <sup>2</sup> C	I/O					
		AF3	—	—	—	M/S	Tristate			
		—	RX_ER	FEC	I					
		—	EIRQ[16]	SIUL	I					
PA[12]	PCR[12]	AF0	LIN2RX	LINFlexD_2	I			53	69	P6
		AF1	ADC1_S[3]	ADC_1	I					
		AF2	GPIO[12]	SIUL	I/O					
		AF3	—	—	—	S	Tristate			
		—	E0UC[28]	eMIOS_0	I/O					
		—	CS3_1	DSPI1	O					
PA[13]	PCR[13]	AF0	EIRQ[17]	SIUL	I			52	66	R5
		AF1	SIN_0	DSPI_0	I					
		AF2	GPIO[13]	SIUL	I/O	M/S	Tristate			
		AF3	SOUT_0	DSPI_0	O					
PA[14]	PCR[14]	AF0	E0UC[29]	eMIOS_0	I/O			50	58	P4
		AF1	—	—	—					
		AF2	GPIO[14]	SIUL	I/O					
		AF3	SCK_0	DSPI_0	I/O					
		—	CS0_0	DSPI_0	I/O	M/S	Tristate			
PA[15]	PCR[15]	AF0	E0UC[0]	eMIOS_0	I/O			48	56	R2
		AF1	EIRQ[4]	SIUL	I					
		AF2	CS0_0	DSPI_0	I/O					
		AF3	SCK_0	DSPI_0	I/O	M/S	Tristate			
		—	E0UC[1]	eMIOS_0	I/O					
			WKPU[10]	WKPU	I					

**Table 5. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET config.	Pin number		
								LQFP 176	LQFP 208	LGA256
PD[3]	PCR[51]	AF0	GPI[51]	SIUL	—					
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_P[7]	ADC_0	—			80	96	R13
PD[4]	PCR[52]	AF0	GPI[52]	SIUL	—					
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_P[8]	ADC_0	—			81	97	P12
PD[5]	PCR[53]	AF0	GPI[53]	SIUL	—					
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_P[9]	ADC_0	—			82	98	T14
PD[6]	PCR[54]	AF0	GPI[54]	SIUL	—					
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_P[10]	ADC_0	—			83	99	R14
PD[7]	PCR[55]	AF0	GPI[55]	SIUL	—					
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_P[11]	ADC_0	—			84	100	P13
PD[8]	PCR[56]	AF0	GPI[56]	SIUL	—					
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	—	—	—					
		—	ADC0_P[12]	ADC_0	—			87	103	P14
		—	ADC1_P[12]	ADC_1	—					

8. Guaranteed by device validation.

*Note:* SRAM retention guaranteed to LVD levels.

## 3.5 Thermal characteristics

### 3.5.1 Package thermal characteristics

Table 12. LQFP thermal characteristics<sup>(1)</sup>

Symbol	C	Parameter	Conditions <sup>(2)</sup>	Pin count	Value <sup>(3)</sup>			Unit
					Min	Typ	Max	
$R_{\theta JA}$	CC	D	Thermal resistance, junction-to-ambient natural convection	Single-layer board—1s	176	—	—	44.4 <sup>(4)</sup> °C/W
					208	—	—	43 °C/W
$R_{\theta JA}$	CC	D	Thermal resistance, junction-to-ambient natural convection	Four-layer board—2s2p <sup>(5)</sup>	176	—	—	36.1 °C/W
					208	—	—	33.9 °C/W

1. Thermal characteristics are targets based on simulation that are subject to change per device characterization.

2.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$ .

3. All values need to be confirmed during device validation.

4. 1s board as per standard JEDEC (JESD51-7) in natural convection.

5. 2s2p board as per standard JEDEC (JESD51-7) in natural convection.

Table 13. LBGA256 thermal characteristics<sup>(1)</sup>

Symbol	C	Parameter	Conditions	Value	Unit	
$R_{\theta JA}$	CC	—	Thermal resistance, junction-to-ambient natural convection	Single-layer board—1s	44.3	°C/W
				Four-layer board—2s2p	31	


1. Thermal characteristics are targets based on simulation that are subject to change per device characterization.

Medium and fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

### 3.6.2 I/O input DC characteristics

*Table 14* provides input DC electrical characteristics as described in *Figure 5*.

**Figure 5. I/O input DC electrical characteristics definition**



**Table 14. I/O input DC electrical characteristics**

Symbol	C	Parameter	Conditions <sup>(1)</sup>	Value <sup>(2)</sup>			Unit
				Min	Typ	Max	
V <sub>IH</sub>	SR	P	Input high level CMOS (Schmitt Trigger)	—	0.65 V <sub>DD</sub>	—	V <sub>DD</sub> + 0.4
V <sub>IL</sub>	SR	P	Input low level CMOS (Schmitt Trigger)	—	-0.3	—	0.35V <sub>DD</sub>
V <sub>HYS</sub>	CC	C	Input hysteresis CMOS (Schmitt Trigger)	—	0.1V <sub>DD</sub>	—	—
I <sub>LKG</sub>	CC	Digital input leakage	No injection on adjacent pin	T <sub>A</sub> = -40 °C	—	2	—
				T <sub>A</sub> = 25 °C	—	2	—
				T <sub>A</sub> = 105 °C	—	12	500
				T <sub>A</sub> = 125 °C	—	70	1000
W <sub>F1</sub>	SR	P	Width of input pulse rejected by analog filter <sup>(3)</sup>	—	—	—	40 <sup>(4)</sup>
W <sub>NFI</sub>	SR	P	Width of input pulse accepted by analog filter <sup>(3)</sup>	—	1000 <sup>(4)</sup>	—	ns

1. V<sub>DD</sub> = 3.3 V ± 10 % / 5.0 V ± 10 %, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. V<sub>DD</sub> as mentioned in the table is V<sub>DD\_HV\_A</sub>/V<sub>DD\_HV\_B</sub>. All values need to be confirmed during device validation.

3. Analog filters are available on all wakeup lines.

**Table 16. SLOW configuration output buffer electrical characteristics (continued)**

Symbol	C	Parameter	Conditions <sup>(1),(2)</sup>			Value			Unit
				Min	Typ	Max			
V <sub>OL</sub>	CC	Output low level SLOW configuration	Push Pull	I <sub>OL</sub> = 3 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	—	—	0.1V <sub>DD</sub>	V	
				I <sub>OL</sub> = 3 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(3)</sup>	—	—	0.1V <sub>DD</sub>		
				I <sub>OL</sub> = 1.5 mA, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	—	—	0.5		

1. V<sub>DD</sub> = 3.3 V ± 10 % / 5.0 V ± 10 %, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. V<sub>DD</sub> as mentioned in the table is V<sub>DD\_HV\_A</sub>/V<sub>DD\_HV\_B</sub>.

3. The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

**Table 17. MEDIUM configuration output buffer electrical characteristics**

Symbol	C	Parameter	Conditions <sup>(1),(2)</sup>			Value			Unit
				Min	Typ	Max			
V <sub>OH</sub>	CC	Output high level MEDIUM configuration	Push Pull	I <sub>OH</sub> = -3 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	0.8V <sub>DD</sub>	—	—	V	
				I <sub>OH</sub> = -1.5 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(3)</sup>	0.8V <sub>DD</sub>	—	—		
				I <sub>OH</sub> = -2 mA, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	V <sub>DD</sub> - 0.8	—	—		
V <sub>OL</sub>	CC	Output low level MEDIUM configuration	Push Pull	I <sub>OL</sub> = 3 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	—	—	0.2V <sub>DD</sub>	V	
				I <sub>OL</sub> = 1.5 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(3)</sup>	—	—	0.1V <sub>DD</sub>		
				I <sub>OL</sub> = 2 mA, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	—	—	0.5		

1. V<sub>DD</sub> = 3.3 V ± 10 % / 5.0 V ± 10 %, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. V<sub>DD</sub> as mentioned in the table is V<sub>DD\_HV\_A</sub>/V<sub>DD\_HV\_B</sub>.

3. The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Figure 9. Low voltage monitor vs. Reset




Table 24. Low voltage monitor electrical characteristics

Symbol	C	Parameter	Conditions <sup>(1)</sup>	Value <sup>(2)</sup>			Unit
				Min	Typ	Max	
V <sub>PORUP</sub>	S R	P	Supply for functional POR module	—	1.0	—	5.5
V <sub>PORH</sub>	C C	P	Power-on reset threshold	—	1.5	—	2.6
V <sub>LVDHV3H</sub>	C C	T	LVDHV3 low voltage detector high threshold	—	2.7	—	2.85
V <sub>LVDHV3L</sub>	C C	T	LVDHV3 low voltage detector low threshold	—	2.6	—	2.74
V <sub>LVDHV5H</sub>	C C	T	LVDHV5 low voltage detector high threshold	—	4.3	—	4.5
V <sub>LVDHV5L</sub>	C C	T	LVDHV5 low voltage detector low threshold	—	4.2	—	4.4
V <sub>LVDLVCORL</sub>	C C	P	LVDLVCOR low voltage detector low threshold	T <sub>A</sub> = 25 °C, after trimming	1.08	—	1.17
V <sub>LVDLVBKPL</sub>	C C	P	LVDLVBKP low voltage detector low threshold		1.08	—	1.17

1.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$ , unless otherwise specified.

2. All values need to be confirmed during device validation.

### 3.9 Low voltage domain power consumption

Table 25 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Table 25. Low voltage power domain electrical characteristics<sup>(1)</sup>

Symbol	C	Parameter	Conditions <sup>(2)</sup>	Value			Unit	
				Min	Typ <sup>(3)</sup>	Max <sup>(4)</sup>		
I <sub>DDMAX</sub> <sup>(5)</sup>	C C	D	RUN mode maximum average current	—	210	300 <sup>(6), (7)</sup>	mA	
I <sub>DDRUN</sub>	C C C	P	RUN mode typical average current <sup>(8)</sup>	at 120 MHz	T <sub>A</sub> = 25 °C	—	150	208 <sup>(9)</sup> mA
		D		at 80 MHz	T <sub>A</sub> = 25 °C	—	110 <sup>(8)</sup>	150 <sup>(10)</sup> mA
		C		at 120 MHz	T <sub>A</sub> = 125 °C	—	180	280 mA
I <sub>DDHALT</sub>	C C	P	HALT mode current <sup>(11)</sup>	at 120 MHz	T <sub>A</sub> = 25 °C	—	20	27 mA
		C		at 120 MHz	T <sub>A</sub> = 125 °C	—	35	100 mA
I <sub>DDSTOP</sub>	C C	P	STOP mode current <sup>(12)</sup>	No clocks active	T <sub>A</sub> = 25 °C	—	0.4	5 mA
		C			T <sub>A</sub> = 125 °C	—	16	72 mA
I <sub>DDSTDBY3</sub> (96 KB RAM retained)	C C	P	STANDBY3 mode current <sup>(13)</sup>	No clocks active	T <sub>A</sub> = 25 °C	—	50	96 μA
		C			T <sub>A</sub> = 125 °C	—	630	2400 μA
I <sub>DDSTDBY2</sub> (64 KB RAM retained)	C C	C	STANDBY2 mode current <sup>(14)</sup>	No clocks active	T <sub>A</sub> = 25 °C	—	40	92 μA
		C			T <sub>A</sub> = 125 °C	—	500	2000 μA
I <sub>DDSTDBY1</sub> (8 KB RAM retained)	C C	C	STANDBY1 mode current <sup>(15)</sup>	No clocks active	T <sub>A</sub> = 25 °C	—	25	85 μA
		C			T <sub>A</sub> = 125 °C	—	230	1100 μA
Adders in LP mode	C C	T	32 KHz OSC	—	T <sub>A</sub> = 25 °C	—	—	5 μA
			4–40 MHz OSC	—	T <sub>A</sub> = 25 °C	—	—	3 mA
			16 MHz IRC	—	T <sub>A</sub> = 25 °C	—	—	500 μA
			128 KHz IRC	—	T <sub>A</sub> = 25 °C	—	—	5 μA

1. Except for I<sub>DDMAX</sub>, all the current values are total current drawn from V<sub>DD\_HV\_A</sub>.
2. V<sub>DD</sub> = 3.3 V ± 10 % / 5.0 V ± 10 %, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified All temperatures are based on an ambient temperature.
3. Target typical current consumption for the following typical operating conditions and configuration. Process = typical, Voltage = 1.2 V.
4. Target maximum current consumption for mode observed under typical operating conditions. Process = Fast, Voltage = 1.32 V.
5. Running consumption is given on voltage regulator supply (V<sub>DDREG</sub>). It does not include consumption linked to I/Os toggling. This value is highly dependent on the application. The given value is thought to be a worst case value with all cores and peripherals running, and code fetched from code flash while modify operation on-going on data flash. It is to be noticed that this value can be significantly reduced by application: switch-off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.
6. Higher current may sink by device during power-up and standby exit. Please refer to inrush current in [Table 23](#).
7. Maximum “allowed” current is package dependent.
8. Only for the “P” classification: Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system Clock (4 x Multiplier) peripherals on (eMOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled. RUN current measured with typical application with accesses on both code flash and RAM.

9. Subject to change, Configuration: 1 × e200z4d + 4 kbit/s Cache, 1 × e200z0h (1/2 system frequency), CSE, 1 × eDMA (10 ch.), 6 × FlexCAN (4 × 500 kbit/s, 2 × 125 kbit/s), 4 × LINFlexD (20 kbit/s), 6 × DSPI (2 × 2 Mbit/s, 3 × 4 Mbit/s, 1 × 10 Mbit/s), 16 × Timed I/O, 16 × ADC Input, 1 × FlexRay (2 ch., 10 Mbit/s), 1 × FEC (100 Mbit/s), 1 × RTC, 4 PIT channels, 1 × SWT, 1 × STM. For lower pin count packages reduce the amount of timed I/O's and ADC channels. RUN current measured with typical application with accesses on both code flash and RAM.
10. This value is obtained from limited sample set.
11. Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz ON. 16 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but no reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2 ON (clocked but no reception or transmission), instance: 3-9 clocks gated. eMIOs: instance: 0 ON (16 channels on PA[0]-PA[11] and PC[12]-PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication, instance: 1-7 clocks gated). RTC/API ON. PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.
12. Only for the "P" classification: No clock, FIRC 16 MHz OFF, SIRC128 kHz ON, PLL OFF, HPvreg OFF, LPVreg ON. All possible peripherals off and clock gated. Flash in power down mode.
13. Only for the "P" classification: LPreg ON, HPvreg OFF, 96 KB RAM ON, device configured for minimum consumption, all possible modules switched-off. Measurement condition assumes  $T_j = Ta$ .
14. LPreg ON, HPvreg OFF, 64 KB RAM ON, device configured for minimum consumption, all possible modules switched-off. Measurement condition assumes  $T_j = Ta$ .
15. LPreg ON, HPvreg OFF, 8 KB RAM ON, device configured for minimum consumption, all possible modules switched OFF. Measurement condition assumes  $T_j = Ta$ .

## 3.10 Flash memory electrical characteristics

### 3.10.1 Program/Erase characteristics

*Table 26* shows the code flash memory program and erase characteristics.

**Table 26. Code flash memory—Program and erase specifications**

Symbol	C	Parameter	Value				Unit
			Min	Typ <sup>(1)</sup>	Initial max <sup>(2)</sup>	Max <sup>(3)</sup>	
$T_{dwprogram}$	C	Double word (64 bits) program time <sup>(4)</sup>	—	18	50	500	μs
$T_{16Kperase}$		16 KB block pre-program and erase time	—	200	500	5000	ms
$T_{32Kperase}$		32 KB block pre-program and erase time	—	300	600	5000	ms
$T_{128Kperase}$		128 KB block pre-program and erase time	—	600	1300	5000	ms
$T_{eslat}$	C	Erase Suspend Latency	—	—	30	30	μs
$t_{ESRT}^{(5)}$		Erase Suspend Request Rate	20	—	—	—	ms
$t_{PABT}$		Program Abort Latency	—	—	10	10	μs
$t_{EAPT}$		Erase Abort Latency	—	—	30	30	μs

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
4. Actual hardware programming times. This does not include software overhead.
5. It is Time between erase suspend resume and the next erase suspend request.

*Table 27* shows the data flash memory program and erase characteristics.

### 3.10.3 Flash memory start-up/switch-off timings

Table 31. Start-up time/Switch-off time

Symbol	C	Parameter	Conditions (1)	Value			Unit
				Min	Typ	Max	
$T_{FLARSTEXIT}$	C C	Delay for flash memory module to exit reset mode	Code flash memory Data flash memory	—	—	—	125  μs
				—	—	—	
$T_{FLALPEXIT}$	C C	Delay for flash memory module to exit low-power mode	Code flash memory	—	—	—	0.5
$T_{FLAPDEXIT}$	C C	Delay for flash memory module to exit power-down mode	Code flash memory Data flash memory	—	—	—	30
				—	—	—	
$T_{FLALPENTR}$	C C	Delay for flash memory module to enter low-power mode	Code flash memory	—	—	—	0.5

1.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40 \text{ to } 125^\circ\text{C}$ , unless otherwise specified.

## 3.11 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

### 3.11.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and pre-qualification tests in relation with the EMC level requested for the application.

- Software recommendations – The software flowchart must include the management of runaway conditions such as:
  - Corrupted program counter
  - Unexpected reset
  - Critical data corruption (control registers)
- Pre-qualification trials – Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note *Software Techniques For Improving Microcontroller EMC Performance* (AN1015)).

Figure 14. Slow external crystal oscillator (32 kHz) electrical characteristics




Table 38. Slow external crystal oscillator (32 kHz) electrical characteristics

Symbol	C	Parameter	Conditions <sup>(1)</sup>	Value <sup>(2)</sup>			Unit	
				Min	Typ	Max		
f <sub>sxosc</sub>	S R	Slow external crystal oscillator frequency	—	32	32.76 8	40	kHz	
g <sub>mSXOSC</sub>	C C	Slow external crystal oscillator transconductance	V <sub>DD</sub> = 3.3 V ± 10%,	13 <sup>(3)</sup>	—	33 <sup>(3)</sup>	μA/V	
	C C		V <sub>DD</sub> = 5.0 V ± 10%	15 <sup>(3)</sup>	—	35 <sup>(3)</sup>		
V <sub>sxosc</sub>	C C	T	Oscillation amplitude	—	1.2	1.4	1.7	V
I <sub>SXOSCBIAS</sub>	C C	T	Oscillation bias current	—	1.2	—	4.4	μA
I <sub>sxosc</sub>	C C	T	Slow external crystal oscillator consumption	—	—	—	7	μA
T <sub>SXOSCSU</sub>	C C	T	Slow external crystal oscillator start-up time	—	—	—	2 <sup>(4)</sup>	s


1. V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Based on ATE CZ


4. Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

Figure 17. Input equivalent circuit (extended channels)



A second aspect involving the capacitance network shall be considered. Assuming the three capacitances  $C_F$ ,  $C_{P1}$  and  $C_{P2}$  initially charged at the source voltage  $V_A$  (refer to the equivalent circuit reported in Figure 16): when the sampling phase is started (A/D switch close), a charge sharing phenomena is installed.

Figure 18. Transient behavior during sampling phase




In particular two different transient periods can be distinguished:

- A first and quick charge transfer from the internal capacitance  $C_{P1}$  and  $C_{P2}$  to the sampling capacitance  $C_S$  occurs ( $C_S$  is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which  $C_{P2}$  is reported in parallel to  $C_{P1}$  (call  $C_P = C_{P1} + C_{P2}$ ), the two capacitances  $C_P$  and  $C_S$  are in series, and the time constant is

Equation 5

$$\tau_1 = (R_{SW} + R_{AD}) \cdot \frac{C_P \cdot C_S}{C_P + C_S}$$

Figure 20. ADC\_1 characteristic and error definitions



3. PA3, PA7, PA10, PA11 and PE12 ADC\_1 channels are coming from V<sub>DD\_HV\_B</sub> domain hence VDD\_HV\_ADC1 should be within  $\pm 100$  mV of VDD\_HV\_B when these channels are used for ADC\_1.
4. VDD\_HV\_ADC1 can operate at 5V condition while V<sub>DD\_HV\_B</sub> can operate at 3.3V provided that ADC\_1 channels coming from V<sub>DD\_HV\_B</sub> domain are limited in max swing as V<sub>DD\_HV\_B</sub>.
5. V<sub>AInx</sub> may exceed V<sub>SS\_ADC1</sub> and V<sub>DD\_ADC1</sub> limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFFF.
6. During the sample time the input capacitance C<sub>S</sub> can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>ADC1\_S</sub>. After the end of the sample time t<sub>ADC1\_S</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>ADC1\_S</sub> depend on programming.
7. Conversion time = Bit evaluation time + Sampling time + 1 Clock cycle delay.
8. Refer to ADC conversion table for detailed calculations.
9. Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

## 3.18 Fast Ethernet Controller

MII signals use CMOS signal levels compatible with devices operating at 3.3 V. Signals are not TTL compatible. They follow the CMOS electrical characteristics.


### 3.18.1 MII Receive Signal Timing (RXD[3:0], RX\_DV, RX\_ER, and RX\_CLK)


The receiver functions correctly up to a RX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the RX\_CLK frequency in 2:1 mode and two times the RX\_CLK frequency in 1:1 mode.

**Table 45. MII Receive Signal Timing**

Spec	Characteristic	Min	Max	Unit
M1	RXD[3:0], RX_DV, RX_ER to RX_CLK setup	5	—	ns
M2	RX_CLK to RXD[3:0], RX_DV, RX_ER hold	5	—	ns
M3	RX_CLK pulse width high	35%	65%	RX_CLK period
M4	RX_CLK pulse width low	35%	65%	RX_CLK period

**Figure 21. MII receive signal timing diagram**



**Figure 23. MII async inputs timing diagram**

### 3.18.4 MII Serial Management Channel Timing (MDIO and MDC)

The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

**Table 48. MII serial management channel timing<sup>(1)</sup>**

Spec	Characteristic	Min	Max	Unit
M10	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	—	ns
M11	MDC falling edge to MDIO output valid (max prop delay)	—	25	ns
M12	MDIO (input) to MDC rising edge setup	28	—	ns
M13	MDIO (input) to MDC rising edge hold	0	—	ns
M14	MDC pulse width high	40%	60%	MDC period
M15	MDC pulse width low	40%	60%	MDC period

1. Output pads configured with SRE = 0b11.



**Figure 24. MII serial management channel timing diagram**

Figure 35. Nexus TDI, TMS, TDO timing



### 3.19.4 JTAG characteristics

Table 52. JTAG characteristics

No.	Symbol	C	Parameter	Value			Unit
				Min	Typ	Max	
1	$t_{JCYC}$	CC	D TCK cycle time	64	—	—	ns
2	$t_{TDIS}$	CC	D TDI setup time	10	—	—	ns
3	$t_{TDIH}$	CC	D TDI hold time	5	—	—	ns
4	$t_{TMSS}$	CC	D TMS setup time	10	—	—	ns
5	$t_{TMSH}$	CC	D TMS hold time	5	—	—	ns
6	$t_{TDOV}$	CC	D TCK low to TDO valid	—	—	33	ns

**Table 55. LBGA256 mechanical data**

Ref	mm		
	Min	Typ	Max
A	1.210		1.700
A1	0.300		
A2		0.300	
A4			0.800
b	0.400	0.500	0.600
D	16.800	17.000	17.200
D1		15.000	
E	16.800	17.000	17.200
E1		15.000	
e	0.900	1.000	1.100
Z	0.750	1.000	1.250
ddd			0.200

**Note:** The package is designed according to the JEDEC standard No 95-1 Section 14 dedicated to Ball Grid Array Package Design Guide.