



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z4d
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	147
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	160K × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 27x10b, 5x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc564b70l7b9e0x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 3 summarizes the functions of the blocks present on the SPC564Bxx and SPC56ECxx.

Block	Function
Analog-to-digital converter (ADC)	Converts analog voltages to digital values
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Cryptographic Security Engine (CSE)	Supports the encoding and decoding of any kind of data
Crossbar (XBAR) switch	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width
DMA Channel Multiplexer (DMAMUX)	Allows to route DMA sources (called slots) to DMA channels
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Error Correction Status Module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
Enhanced Direct Memory Access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels.
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network)	Supports the standard CAN communications protocol
FMPLL (frequency-modulated phase-locked loop)	Generates high-speed system clocks and supports programmable frequency modulation
FlexRay (FlexRay communication controller)	Provides high-speed distributed control for advanced automotive applications
Fast Ethernet Controller (FEC)	Ethernet Media Access Controller (MAC) designed to support both 10 and 100 Mbps Ethernet/IEEE 802.3 networks
Internal multiplexer (IMUX) SIUL subblock	Allows flexible mapping of peripheral interface on the different pins of the device
Inter-integrated circuit (I ² C [™]) bus	A two wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests for both e200z0h and e200z4d cores
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode

Table 3.	SPC564Bxx	and SPC56ECxx	series bloc	k summary
----------	-----------	---------------	-------------	-----------



								Pir	n numbe	ər
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 CAN4TX — EIRQ[5]	SIUL DSPI_1 FlexCAN_4 — SIUL	I/O I/O O I	M/S	Tristate	145	169	B11
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 — —	GPIO[35] CS0_1 MA[0] — CAN1RX CAN4RX EIRQ[6]	SIUL DSPI_1 ADC_0 — FlexCAN_1 FlexCAN_4 SIUL	/O /O O 	S	Tristate	144	168	C11
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 ALT4 — —	GPIO[36] E1UC[31] — FR_B_TX_EN SIN_1 CAN3RX EIRQ[18]	SIUL eMIOS_1 — Flexray DSPI_1 FlexCAN_3 SIUL	I/O I/O — 0 I I I	M/S	Tristate	159	183	A9
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 ALT4 —	GPIO[37] SOUT_1 CAN3TX — FR_A_TX EIRQ[7]	SIUL DSPI_1 FlexCAN_3 — Flexray SIUL	I/O O O I	M/S	Tristate	158	182	В9
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX E1UC[28] —	SIUL LINFlexD_1 eMIOS_1 —	I/O O I/O —	S	Tristate	44	52	N3
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 —	GPIO[39] — E1UC[29] — LIN1RX WKPU[12]	SIUL — eMIOS_1 — LINFlexD_1 WKPU	/O 	S	Tristate	45	53	N4

Table 5.	Functional	port pin	descriptions	(continued)
14810 01	i anotionai	portpin	accomptionic	(00111111100)



								Pir	n numbe	ər
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PF[1]	PCR[81]	AF0 AF1 AF2 AF3 —	GPIO[81] E0UC[11] CS4_1 — ADC0_S[9]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O I	S	Tristate	64	80	Т6
PF[2]	PCR[82]	AF0 AF1 AF2 AF3 —	GPIO[82] E0UC[12] CS0_2 — ADC0_S[10]	SIUL eMIOS_0 DSPI_2 — ADC_0	/O /O /O 	S	Tristate	65	81	R6
PF[3]	PCR[83]	AF0 AF1 AF2 AF3 —	GPIO[83] E0UC[13] CS1_2 — ADC0_S[11]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O I	S	Tristate	66	82	R7
PF[4]	PCR[84]	AF0 AF1 AF2 AF3 —	GPIO[84] E0UC[14] CS2_2 — ADC0_S[12]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O I	S	Tristate	67	83	R8
PF[5]	PCR[85]	AF0 AF1 AF2 AF3 —	GPIO[85] E0UC[22] CS3_2 — ADC0_S[13]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O I	S	Tristate	68	84	P8
PF[6]	PCR[86]	AF0 AF1 AF2 AF3 —	GPIO[86] E0UC[23] CS1_1 — ADC0_S[14]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O I	S	Tristate	69	85	N8
PF[7]	PCR[87]	AF0 AF1 AF2 AF3 —	GPIO[87] — CS2_1 — ADC0_S[15]	SIUL — DSPI_1 — ADC_0	/O - 	S	Tristate	70	86	P9

Table 5. Functional port pin descriptions (continued)



								Pin number	ər	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PH[8]	PCR[120]	AF0 AF1 AF2 AF3	GPIO[120] E1UC[10] CS2_2 MA[0]	SIUL eMIOS_1 DSPI_2 ADC_0	I/O I/O O O	M/S	Tristate	166	190	A6
PH[9] ⁽⁶⁾	PCR[121]	AF0 AF1 AF2 AF3 —	GPIO[121] — — — — TCK	SIUL — — — JTAGC	I/O — — — I	S	Input, weak pull-up	155	179	A11
PH[10] ⁽⁶⁾	PCR[122]	AF0 AF1 AF2 AF3 —	GPIO[122] — — — TMS	SIUL — — JTAGC	I/O — — — I	M/S	Input, weak pull-up	148	172	D10
PH[11]	PCR[123]	AF0 AF1 AF2 AF3	GPIO[123] SOUT_3 CS0_4 E1UC[5]	SIUL DSPI_3 DSPI_4 eMIOS_1	I/O O I/O I/O	M/S	Tristate	140	164	A13
PH[12]	PCR[124]	AF0 AF1 AF2 AF3	GPIO[124] SCK_3 CS1_4 E1UC[25]	SIUL DSPI_3 DSPI_4 eMIOS_1	I/O I/O O I/O	M/S	Tristate	141	165	B12
PH[13]	PCR[125]	AF2COSO_4DOST_4I/OAF3E1UC[5] $eMIOS_1$ I/OAF0GPIO[124]SIULI/OAF1SCK_3DSPI_3I/OAF2CS1_4DSPI_4OAF3E1UC[25] $eMIOS_1$ I/OAF0GPIO[125]SIULI/OAF1SOUT_4DSPI_4OAF2CS0_3DSPI_3I/OAF3E1UC[26]eMIOS_1I/OAF3E1UC[26]siULI/O		9	9	B1				
PH[14]	PCR[126]	AF0 AF1 AF2 AF3	GPIO[126] SCK_4 CS1_3 E1UC[27]	SIUL DSPI_4 DSPI_3 eMIOS_1	I/O I/O O I/O	M/S	Tristate	10	10	C1
PH[15]	PCR[127]	AF0 AF1 AF2 AF3	GPIO[127] SOUT_5 — E1UC[17]	SIUL DSPI_5 — eMIOS_1	I/O O — I/O	M/S	Tristate	8	8	E3

Table 5. Functional port pin descriptions (continued)



								Pin number	ər	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET config.	LQFP 176	LQFP 208	LBGA256
PK[0]	PCR[160]	AF0 AF1 AF2 AF3	GPIO[160] CAN1TX CS2_6 —	SIUL FlexCAN_1 DSPI_6 —	I/O O O	M/S	Tristate	_	62	Т3
PK[1]	PCR[161]	AF0 AF1 AF2 AF3 —	GPIO[161] CS3_6 — — CAN4RX	SIUL DSPI_6 — FlexCAN_4	I/O O — I	M/S	Tristate	_	41	H4
PK[2]	PCR[162]	AF0 AF1 AF2 AF3	- CAN4RX FlexCAN_4 I F0 GPIO[162] SIUL I/O F1 CAN4TX FlexCAN_4 O F2 - - - F3 - - - F0 GPIO[163] SIUL I/O		42	L4				
PK[3]	PCR[163]	AF0 AF1 AF2 AF3 —	GPIO[163] E1UC[0] — CAN5RX LIN8RX	SIUL eMIOS_1 — FlexCAN_5 LINFlexD_8	I/O I/O — I I	M/S	Tristate		43	N1
PK[4]	PCR[164]	AF0 AF1 AF2 AF3	GPIO[164] LIN8TX CAN5TX E1UC[1]	SIUL LINFlexD_8 FlexCAN_5 eMIOS_1	I/O O O I/O	M/S	Tristate	_	44	M3
PK[5]	PCR[165]	AF0 AF1 AF2 AF3 —	GPIO[165] — — — CAN2RX LIN2RX	SIUL — — FlexCAN_2 LINFlexD_2	I/O — — — I I	M/S	Tristate		45	M5
PK[6]	PCR[166]	AF0 AF1 AF2 AF3	GPIO[166] CAN2TX LIN2TX —	SIUL FlexCAN_2 LINFlexD_2 —	I/O O O	M/S	Tristate	_	46	M6

Table 5. Functional port pin descriptions (continued)



3 **Electrical Characteristics**

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS_HV}). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

3.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table* 6 are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 6. Parameter classifications

Note: The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.2 NVUSRO register

Portions of the device configuration, such as high voltage supply is controlled via bit values in the Non-Volatile User Options Register (NVUSRO). For a detailed description of the NVUSRO register, see SPC564Bxx and SPC56ECxx Reference Manual.



DocID17478 Rev 9

		Durant	Conditions -	Va	lue		
Symbol		Parameter	Conditions	Min	Max	Unit	
			—	4.5	5.5		
V _{DD_HY_ADC0}	S	Voltage on VDD_HV_ADC0 with	Voltage drop ⁽²⁾	3.0	5.5	v	
(5)	R	respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A} ⁽⁶⁾	V _{DD_HV_A} - 0.1	V _{DD_HV_A} + 0.1		
V _{DD_HV_} ADC1			—	4.5	5.5		
	S	Voltage on VDD_HV_ADC1 with	Voltage drop ⁽²⁾	3.0	5.5	V	
	R	respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A} ⁽⁶⁾	V _{DD_HV_A} - 0.1	V _{DD_HV_A} + 0.1		
			—	V _{SS_HV} -0.1	—		
V _{IN}	R	respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A/HV_B}	_	V _{DD_HV_A/HV_B} + 0.1	V	
I _{INJPAD}	S R	Injected input current on any pin during overload condition	_	-5	5		
I _{INJSUM}	S R	Absolute sum of all injected input currents during overload condition	_	-50	50	mA	
τ\/	S	V _{DD HV A} slope to ensure correct	—	—	0.5	V/µs	
I V DD	R	power up ⁽⁸⁾	—	0.5	_	V/min	
T _{A C-Grade Part}	S R	Ambient temperature under bias	_	-40	85		
T _{J C-Grade Part}	S R	Junction temperature under bias	—	-40	110		
T _{A V-Grade Part}	S R	Ambient temperature under bias	—	-40	105	°C	
T _{J V-Grade Part}	S R	Junction temperature under bias	_	-40	130		
T _{A M-Grade Part}	S R	Ambient temperature under bias		-40	125		
T _{J M-Grade Part}	S R	Junction temperature under bias	_	-40	150		

Table 11	Recommended	operating	conditions	(5 0 V)	(continued)	
	Necommentaeu	operating	contaitions	(J.U V)	/ (continueu)	1

1. 100 nF EMI capacitance need to be provided between each VDD/VSS_HV pair.

 Full device operation is guaranteed by design from 3.0 V–5.5 V. OSC functionality is guaranteed from the entire range 3.0V–5.5 V, the parametrics measured are at 3.0V and 5.5V (extreme voltage ranges to cover the range of operation). The parametrics might have some variation in the intermediate voltage range, but there is no impact to functionality.

 100 nF EMI capacitance needs to be provided between each VDD_LV/VSS_LV supply pair. 10 µF bulk capacitance needs to be provided as CREG on each VDD_LV pin.

4. This voltage is internally generated by the device and no external voltage should be supplied.

5. 100 nF capacitance needs to be provided between $V_{DD_HV_(ADC0/ADC1)}/V_{SS_HV_(ADC0/ADC1)}$ pair.

6. Both the relative and the fixed conditions must be met. For instance: If $V_{DD_HV_A}$ is 5.9 V, $V_{DD_HV_ADC0}$ maximum value is 6.0 V then, despite the relative condition, the max value is $V_{DD_HV_A} + 0.3 = 6.2$ V.

 PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from V_{DD_HV_B} domain hence VDD_HV_ADC1 should be within ±100 mV of V_{DD_HV_B} when these channels are used for ADC_1.



Symbol		2	Paramotor		Conditions $^{(1)}$		Unit		
J			Faidilletei		Conditions	Min	Тур	Мах	U.III
		Ρ			I _{OL} = 3 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	_	0.1V _{DD}	
V _{OL}	сс	С	SLOW configuration	Push Pull	I _{OL} = 3 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽³⁾	_	_	0.1V _{DD}	V
		Ρ	configuration		I _{OL} = 1.5 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	0.5	

Table 16. SLOW confi	guration output	buffer electrical	characteristics	(continued)
	galadon oatpat	Sanor Siddingan	0110100100100	(0011111000)

1. V_{DD} = 3.3 V \pm 10 % / 5.0 V \pm 10 %, T_A = –40 to 125 °C, unless otherwise specified.

2. V_{DD} as mentioned in the table is $V_{DD_HV_A}\!/\!V_{DD_HV_B}.$

 The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Symbol		c	Baramotor		anditions ⁽¹⁾ (2)			Unit	
Syn	1001	0	Faranieter		Junions, ,, ,	Min	Тур	Max	Unit
		С			$I_{OH} = -3 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	0.8V _{DD}	_	_	
V _{OH}	сс	С	Output high level MEDIUM configuration	Push Pull	$I_{OH} = -1.5 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^{(3)}$	0.8V _{DD}	_	_	V
	С				$I_{OH} = -2 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	V _{DD} - 0.8	_	_	
	V _{OL} CC C Output low level MEDIUM Pus		$I_{OL} = 3 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_		0.2V _{DD}			
V _{OL}		С	Output low level MEDIUM configuration	Push Pull	$I_{OL} = 1.5 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^{(3)}$	_	_	0.1V _{DD}	V
	С			I _{OL} = 2 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	0.5		

Table 17. MEDIUM configuration output buffer electrical characteristics

1. V_{DD} = 3.3 V ± 10 % / 5.0 V ± 10 %, T_A = -40 to 125 °C, unless otherwise specified.

2. V_{DD} as mentioned in the table is $V_{DD_{-}HV_{-}A}/V_{DD_{-}HV_{-}B}$.

 The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.



Symbol C Parameter		Com	dition o(1).(2)		l Init				
		C	Parameter	Conditions		Min	Тур	Max	
			C _L = 25 pF		—	—	4		
			C _L = 50 pF	$V_{DD} = 5.0 V \pm 10\%$, PAD3V5V = 0	_	—	6		
т	cc	П	Output transition time output pin ⁽⁴⁾ FAST configuration	C _L = 100 pF		_	—	12	ne
' tr	00	D		C _L = 25 pF		_	—	4	- 115
			C _L = 50 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	7		
			C _L = 100 pF		_	—	12		

Table 19. Output pin transition times (continued)

1. V_{DD} = 3.3 V ± 10 % / 5.0 V ± 10 %, T_A = -40 to 125 °C, unless otherwise specified.

2. V_{DD} as mentioned in the table is $V_{DD_{-}HV_{-}A}/V_{DD_{-}HV_{-}B}$.

3. All values need to be confirmed during device validation.

4. C_L includes device and package capacitances (C_{PKG} < 5 pF).

3.6.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply is associated to a $V_{DD}/V_{SS HV}$ supply pair as described in *Table 20*.

Table 21 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

In order to ensure device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the I_{DYNSEG} maximum value.

Package		I/O Supplies									
LBGA256 ⁽¹⁾		Equivalent to 208-pin LQFP segment pad distribution + G6, G11, H11, J11									
LQFP208	pin6 (V _{DD_HV_A}) pin7 (V _{SS_HV})	pin27 (V _{DD_HV_A})pi n28 (V _{SS_HV})	pin73 (V _{SS_HV}) pin75 (V _{DD_HV_A})	$\begin{array}{l} \text{pin101} \\ (\text{V}_{\text{DD}_\text{HV}_\text{A}}) \\ \text{pin102} \\ (\text{V}_{\text{SS}_\text{HV}}) \end{array}$	$\begin{array}{l} pin132 \\ (V_{SS_HV}) \\ pin133 \\ (V_{DD_HV_A}) \end{array}$	pin147 (V _{SS_HV}) pin148 (V _{DD_HV_B})	pin174 (V _{SS_HV}) pin175 (V _{DD_HV_A})				
LQFP176	pin6 (V _{DD_HV_A}) pin7 (V _{SS_HV})	pin27 (V _{DD_HV_A})pi n28 (V _{SS_HV})	pin57 (V _{SS_HV}) pin59 (V _{DD_HV_A})	pin85 (V _{DD_HV_A}) pin86 (V _{SS_HV})	pin123 (V _{SS_HV}) pin124 (V _{DD_HV_B})	pin150 (V _{SS_HV}) pin151 (V _{DD_HV_A})					

Table 20. I/O supplies

VDD_HV_B supplies the IO voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PF[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], and PA[3].



Symbol		C	Parameter	Conditions ⁽¹⁾		Value ⁽²⁾		Unit
Symbol		C	Faiameter	Conditions	Min	Тур	Max	Unit
I _{MREG}	S R		Main regulator current provided to V_{DD_LV} domain	_	_	_	350	mA
	СБ		Main regulator module current	I _{MREG} = 200 mA	_	_	2	m۸
'MREGINT	С		consumption	I _{MREG} = 0 mA	_	_	1	
V _{LPREG}	C C	Ρ	Low power regulator output voltage	After trimming T _A = 25 °C	1.17	1.27	1.32	V
I _{LPREG}	S R		Low power regulator current provided to V _{DD_LV} domain	_	_	_	50	mA
	с	D	Low power regulator module	I _{LPREG} = 15 mA; T _A = 55 °C	_	_	600	ıΔ
LPREGINT	С	_	current consumption	I _{LPREG} = 0 mA; T _A = 55 °C	_	20	_	μΛ
I _{VREGREF}	C C	D	Main LVDs and reference current consumption (low power and main regulator switched off)	T _A = 55 °C	_	2	_	μA
I _{VREDLVD12}	C C	D	Main LVD current consumption (switch-off during standby)	T _A = 55 °C	_	1	_	μA
I _{DD_HV_A}	C C	D	In-rush current on V _{DD_BV} during power-up	—	_	_	600 (3)	mA

Table 23. Voltage regulator electrical characteristics (continued)

1. $V_{DD_HV_A} = 3.3 \text{ V} \pm 10 \% / 5.0 \text{ V} \pm 10 \%$, $T_A = -40$ to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Inrush current is seen more like steps of 600 mA peak. The startup of the regulator happens in steps of 50 mV in ~25 steps to reach ~1.2 V V_{DD_LV} . Each step peak current is within 600 mA

3.8.3 Voltage monitor electrical characteristics

The device implements a Power-on Reset module to ensure correct power-up initialization, as well as four low voltage detectors to monitor the $V_{DD_HV_A}$ and the V_{DD_LV} voltage while device is supplied:

- POR monitors V_{DD_HV_A} during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V_{DD_HV_A} to ensure device is reset below minimum functional supply
- LVDHV5 monitors $V_{DD_HV_A}$ when application uses device in the 5.0 V±10 % range
- LVDLVCOR monitors power domain No. 1 (PD1)
- LVDLVBKP monitors power domain No. 0 (PD0). VDD_LV is same as PD0 supply.

Note: When enabled, PD2 (RAM retention) is monitored through LVD_DIGBKP.



- 1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
- 2. A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.
- 3. Data based on characterization results, not tested in production.

3.11.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply over-voltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = 125 \ ^{\circ}C$ conforming to JESD 78	II level A

Table 34. Latch-up results

3.12 Fast external crystal oscillator (4–40 MHz) electrical characteristics

The device provides an oscillator/resonator driver. *Figure 10* describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

Table 35 provides the parameter description of 4 MHz to 40 MHz crystals used for the design simulations.



Cumhal		_	Devemator	Conditions ⁽¹⁾		,	Value ⁽²⁾		Unit
Зупрог		C	Parameter		naitions	Min	Тур	Max	Unit
I _{FIRCRUN} ⁽³⁾	C C	т	Fast internal RC oscillator high frequency current in running mode	T _A = 25 °C, trimmed		_	_	200	μA
		D	Fast internal RC oscillator high	Т	_A = 25 °C	_	_	100	nA
I _{FIRCPWD}	C C	D	frequency current in power	Т	A = 55 °C	—		200	nA
	-	D	down mode	Τ ₄	_λ = 125 °C	_	_	1	μΑ
					sysclk = off	—	500	—	
	_		Fast internal RC oscillator high frequency and system clock		sysclk = 2 MHz	—	600	—	
IFIRCSTOP	I _{FIRCSTOP} C	т		T _A = 25 °C	sysclk = 4 MHz	_	700	—	μA
		current in stop mode		sysclk = 8 MHz	_	900	—		
					sysclk = 16 MHz	—	1250	—	
	c			T 65 %C	V _{DD} = 5.0 V ± 10%	_	_	2.0	
-	с		Fast internal RC oscillator start-up time	1 _A = 00 0	V _{DD} = 3.3 V ± 10%	_	_	5	
FIRCSU	С	_		T _A = 125 °C	V _{DD} = 5.0 V ± 10%	_	_	2.0	μs
					V _{DD} = 3.3 V ± 10%	_	_	5	
	C C	с	Fast internal RC oscillator precision after software trimming of f _{FIRC}	т	T _A = 25 °C		_	+1	%
	C C	с	Fast internal RC oscillator trimming step	T _A = 25 °C		_	1.6		%
	C C	с	Fast internal RC oscillator variation over temperature and supply with respect to f_{FIRC} at $T_A = 25$ °C in high-frequency configuration	_		-5	_	+5	%

Table 40 Fast internal RC oscillator	(16 MH 7)) electrical	characteristics	(continued)
Table 40. I ast internal ICC Oscillator		j electrical	characteristics	(continueu)

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.



Figure 17. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} initially charged at the source voltage V_A (refer to the equivalent circuit reported in *Figure 16*): when the sampling phase is started (A/D switch close), a charge sharing phenomena is installed.





In particular two different transient periods can be distinguished:

• A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

Equation 5

$$\tau_1 = (\mathbf{R}_{SW} + \mathbf{R}_{AD}) \bullet \frac{\mathbf{C}_{\mathbf{P}} \bullet \mathbf{C}_{S}}{\mathbf{C}_{\mathbf{P}} + \mathbf{C}_{S}}$$



This relation can again be simplified considering C_S as an additional worst condition. In reality, transient is faster, but the A/D converter circuitry has been designed to be robust also in very worst case: the sampling time T_s is always much longer than the internal time constant.

Equation 6

$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll T_S$$

The charge of C_{P1} and C_{P2} is redistributed on C_S , determining a new value of the voltage V_{A1} on the capacitance according to the following equation

Equation 7

$$V_{A1} \bullet (C_{S} + C_{P1} + C_{P2}) = V_{A} \bullet (C_{P1} + C_{P2})$$

A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance RL: again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

Equation 8

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time T_S , a constraints on R_L sizing is obtained:

Equation 9

$$8.5 \bullet \tau_2 = 8.5 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < T_S$$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . The following equation must be respected (charge balance assuming now C_S already charged at V_{A1}):

Equation 10

$$V_{A2} \bullet (C_{S} + C_{P1} + C_{P2} + C_{F}) = V_{A} \bullet C_{F} + V_{A1} \bullet (C_{P1} + C_{P2} + C_{S})$$

The two transients above are not influenced by the voltage source that, due to the presence of the R_FC_F filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant R_FC_F of the filter is very high with respect to the sampling time (T_S). The filter is typically designed to act as anti-aliasing



Symbol		6	Deremeter	Con	ditiona(1)		Value		Unit		
Symbo	1	ن	Parameter	Con	uitions(/	Min	Тур	Max	Unit		
R _{SW2}	C C	D	Internal resistance of analog source		_	—	_	2	kΩ		
R _{AD}	C C	D	Internal resistance of analog source		_	_	_	2	kΩ		
				Current injectio	V _{DD} = 3.3 V ± 10%	-5	_	5			
I _{INJ} ⁽⁷⁾	S R		Input current Injection	n on one ADC_0 input, differen t from the convert ed one	V _{DD} = 5.0 V ± 10%	-5		5	mA		
INL	C C	т	Absolute value for integral non-linearity	No overl	oad	_	0.5	1.5	LSB		
DNL	C C	т	Absolute differential non-linearity	No overl	oad	_	0.5	1.0	LSB		
OFS	C C	Т	Absolute offset error		_	_	0.5	—	LSB		
GNE	C C	т	Absolute gain error		_	_	0.6	—	LSB		
TUEP	С	Ρ	Total unadjusted error ⁽⁸⁾ for precise	Without injection	current	-2	0.6	2	LSB		
	С	Т	channels, input only pins	With current injection		With current injection		-3		3	
TUEX	С	Т	Total unadjusted error ⁽⁸⁾ for extended	Without injection	current	-3	1	3	LSB		
		Т	channel	With current injection		-4		4]		

 Table 43. ADC conversion characteristics (10-bit ADC 0) (continued)

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

2. Analog and digital $V_{SS HV}$ must be common (to be tied together externally).

3. V_{AINx} may exceed $V_{SS \ ADC0}$ and $V_{DD \ ADC0}$ limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.

4. During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{ADC0_S}. After the end of the sample time t_{ADC0_S}, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{ADC0_S} depend on programming.

 This parameter does not include the sample time t_{ADC0_S}, but only the time for determining the digital result and the time to load the result's register with the conversion result.

6. Refer to ADC conversion table for detailed calculations.

- 7. PB10 should not have any current injected. It can disturb accuracy on other ADC_0 pins.
- 8. Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.





Figure 20. ADC_1 characteristic and error definitions



		•	Demonstra				Value		Unit
Symb	ol	C	Parameter	Condi	tions(")	Min	Тур	Max	Unit
C _{P3}	СС	D	ADC_1 input pin capacitance 3	_	- 1.5			pF	
R _{SW1}	сс	D	Internal resistance of analog source	_				1	kΩ
R _{SW2}	сс	D	Internal resistance of analog source	_				2	kΩ
R _{AD}	сс	D	Internal resistance of analog source					0.3	kΩ
				Current injection on one	V _{DD} = 3.3 V ± 10%	-5	_	5	
I _{INJ}	SR	_	Input current Injection	ADC_1 input, different from the converte d one	V _{DD} = 5.0 V ± 10%	-5	_	5	mA
INLP	сс	Т	Absolute Integral non-linearity- Precise channels	No ov	verload		1	3	LSB
INLS	сс	Т	Absolute Integral non-linearity- Standard channels	No ov	verload		1.5	5	LSB
DNL	сс	Т	Absolute Differential non- linearity	No ov	verload		0.5	1	LSB
OFS	СС	Т	Absolute Offset error	_			2		LSB
GNE	СС	Т	Absolute Gain error	_			2		LSB
тиер(9)	00	Р	Total Unadjusted Error for precise	Without c injection	current	-6		6	LSB
TOLI	00	Т	channels, input only pins	With curre injection	ent	-8		8	LSB
	<u> </u>	Т	Total Unadjusted	Without c injection	current	-10		10	LSB
		Т	standard channel	With current injection	ent	-12		12	LSB

Table 44. Conversion characteristics (12-bit ADC_1) (continued)

1. V_{DD} = 3.3 V \pm 10 % / 5.0 V \pm 10 %, T_A = -40 to 125 °C, unless otherwise specified.

2. Analog and digital V_{SS_HV} must be common (to be tied together externally).



Figure 23. MII async inputs timing diagram



3.18.4 MII Serial Management Channel Timing (MDIO and MDC)

The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Spec	Characteristic	Min	Max	Unit
M10	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	_	ns
M11	MDC falling edge to MDIO output valid (max prop delay)	_	25	ns
M12	MDIO (input) to MDC rising edge setup	28	—	ns
M13	MDIO (input) to MDC rising edge hold	0	—	ns
M14	MDC pulse width high	40%	60%	MDC period
M15	MDC pulse width low	40%	60%	MDC period

Table 48. MII serial management channel timing⁽¹⁾

1. Output pads configured with SRE = 0b11.



Figure 24. MII serial management channel timing diagram





Figure 29. DSPI modified transfer format timing-master, CPHA = 0

Figure 30. DSPI modified transfer format timing–master, CPHA = 1



DocID17478 Rev 9



Date	Revision	Changes
04-Mar-2013	5 (cont.)	 Updated the min, max and typical values of V_{LVDLVCORL} and V_{LVDLVBKPL} in <i>Table 24: Low voltage monitor electrical characteristics</i> Updated values of gmFXOSC in <i>Table 36: Fast external crystal oscillator (4 to 40 MHz) electrical characteristics</i> Updated values of gmSXOSC in <i>Table 38: Slow external crystal oscillator (32 kHz) electrical characteristics</i> Updated the footnote 5 for T_{ADC0_C} in <i>Table 43: ADC conversion characteristics (10-bit ADC_0)</i> Updated the footnotes of <i>Table 25: Low voltage power domain electrical characteristics</i>
17-Sep-2013	6	– Updated Disclaimer
28-Nov-2014	7	 Removed occurrences of 208BGA from <i>Table 2: SPC564Bxx and SPC56ECxx family comparison.</i> Added PM[3] and PM[4] in the figure note 1 of <i>Figure 4: 256-pin BGA configuration.</i> Added a table note in <i>Table 20: I/O supplies.</i> Updated <i>Figure 8: Voltage regulator capacitance connection</i> and added a note in this figure. Removed before trimming value for V_{MREG} updated after trimming min value of V_{LPREG} from 1.24 V to 1.20 V, updated after trimming min value of V_{LPREG} from 1.25 V to 1.17 V, updated after trimming typical value of V_{LPREG} from 1.25 V to 1.27 V and updated after trimming max value of V_{LPREG} from 1.275 V to 1.32 V in <i>Table 23: Voltage regulator electrical characteristics.</i> Changed min value of V_{LVDLVCORL} and V_{LVDLVBKPL} from 1.12 V to 1.08 V, and removed typical value of V_{LVDLVCORL} and V_{LVDLVBKPL} in <i>Table 24: Low voltage monitor electrical characteristics</i> Updated max values at 120 MHz for IDDRUN from 200 mA to 208 mA and from 270 mA to 280 mA; updated max value at T_A = 125 °C for IDDHALT from 80 mA to 100 mA; updated max value at T_A = 25 °C for IDDSTDPY from 75 µA to 96 µA and at T_A = 125 °C from 1000 µA; updated max value at T_A = 25 °C for IDDSTDPY from 75 µA to 96 µA and at T_A = 125 °C from 650 µA to 1100 µA; updated max value at T_A = 25 °C for IDDSTDPY from 65 µA to 85 µA and at T_A = 125 °C from 650 µA to 1100 µA; updated 1st footnote in <i>Table 29: Flash memory read access timing.</i> Updated the formula in Eq. 11 in <i>Section 3.17.1.1: Input impedance and ADC accuracy.</i> Updated min and max values for g_{mFXOSC} at V_{DD} = 5.0 V ± 10% from 4 mA/V to 6.5 mA/V and from 20 mA/V to 55 mA/V and from 20 mA/V to 5.5 mA/V and from 20 mA/V to 5.5

Table 57. Revision history (continued)

